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ABSTRACT
The concept of power electronics building blocks (PEBB) has driven advancements
in highly modularized converter systems with many identical subsystems. PEBBs are
distributed subsets of converter systems and thus require communication with a control
system for their coordination. For this type of system, the communication latency with hard
deterministic deadlines is the driving attribute of communication system requirements.
However, inherent communication requirements for PEBB-based converter systems also
provide opportunities for coordination of energy flow.
Leveraging developments in Gigabit serial communication channels, a control and
communication platform architecture for distributed control schemes based on the 2DTorus communication network topology was developed for building-block-based power
converter systems. The control platform architecture allows integrated control actions
between PEBB control nodes to support energy coordinating operations. In addition to the
platform architecture, a control method was developed that takes advantage of its
communication speed.
Predictive control methods utilize an internal model of the system to provide very
fast regulation, which is suitable in this work since each PEBB is well defined. A
distributed control architecture utilizing a predictive control scheme was developed to
maintain fast regulation of voltage and current in a distributed manner within a time frame
that can take advantage of the low latency provided by the 2-D Torus communication
network.
v

Distributed control requires state information from other control nodes for overall
coordination. A strategy to minimize data communication was developed to scale the
distributed predictive control across the most extensive PEBB-based system. Direct
communication of low-level sensor measurements and control data between PEBBs in the
network would increase data communication, resulting in data bottlenecks as system sizes
are scaled up. Thus, a partitioning method was developed to reduce data transmission as
much as possible by developing a real-time model-informed framework requiring only
partial or limited knowledge of the system parameters. The proposed design relies on a
multi-loop predictive controller that uses an observer's estimated current and voltage states
as the feedback values. The observer is based on a real-time model distributed utilizing a
co-simulation method to partition the model such that each PEBB has a minimum sub-set
consisting of that PEBB’s circuit elements.
The PEBB control platform architecture and distributed predictive control
framework developed in this dissertation allows distributed PEBB control nodes to rapidly
coordinate and respond to multiple energy flow requirements with data exchanges as the
core.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
Increasing renewable penetration in power systems and electrification of vehicular
platforms has led to an increased focus on power electronics-based microgrid systems. In
an effort to standardize the power electronics hardware in these systems, there have been
significant advancements over the past two decades in power electronic building blocks
(PEBB) [1], [3]. PEBB-based power systems are systems formed by integrating identical
basic power electronics building blocks as significant components in a collaborative group.
The PEBB concept has driven advancements in highly modularized converter systems with
many identical subsystems, such as the Modular Multilevel Converter (MMC). Two of the
most typically used PEBBs are the half-bridge and full-bridge modules shown in Figure
1.1. PEBBs are distributed subsets of a converter system and thus require communication
for their coordination. In such distributed systems, the communication latency with hard
deterministic deadlines is the driving attribute concerning communication system
requirements. In addition, recent developments in silicon carbide (SiC) power devices yield
PEBBs with far greater switching frequencies than silicon, Si-based devices, resulting in
an order of magnitude reduction of the time scales compared to converter systems utilizing
conventional IGBT-based PEBBs. Faster time scales translate to a need for more capable
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control systems, usually met with the support of field-programmable gate array (FPGA)
based platforms.
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Figure 1.1 Common Power Electronic Building Block Topologies

FPGAs are employed in higher-performance power electronics applications
primarily because they provide customizable hardware peripheral support that can execute
as parallel processes. FPGAs can complete multiple operations in one to a few clock cycles
through parallel computing, and programmability and reconfigurability significantly
shorten the design iteration for control applications. In addition, modern FPGAs generally
include numerous gigabit serial transceiver channels making them suitable for distributed
power electronics control. Even low-cost FPGAs may have eight high-speed transceivers
with speeds beyond 10Gbit/sec. The speed and number of channels led to a study presented
in [4] to determine if other communication network topologies might be more
advantageous than the straightforward ring and star topologies previously used for PEBBbased converter systems. In [5], the study performs a round-trip communication latency
analysis for several communication topologies, as depicted in Figure 1.2. It concludes that
the 2-D Torus, a multi-hop mesh network type, provides the best tradeoff between
complexity, low latency, and robustness against communication link failure. Tests were
2

conducted for a representative control communication packet on a low-cost FPGA board.
Results indicate only a few microseconds of round-trip latency for a 5x5 communication
grid and a few tens of microseconds for networks up to a 50x50 grid. Such low time scales
are compatible with the control loop timing requirements of the lowest level feedback
regulators in power electronic converter applications. However, the size of the example
communication networks is at a scale to connect all PEBBs in a microgrid comprising
many converters. Thus, this setup opens a new opportunity to link the lowest levels of
control of a group of PEBBs that form multiple converters and thus more tightly regulate
energy at the microgrid system level.

Figure 1.2 Communication Network and Distributed Control
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1.2 Objectives
There are two primary objectives to this dissertation. The first is to develop a
control and communication platform architecture for distributed PEBB control schemes
based on the 2D-Torus topology. The second is to develop a high-performance distributed
control architecture that can take advantage of the system-wide coordination speed made
possible by the 2D-Torus-based architecture.
To accomplish the first objective, the platform must support the control
performance requirements of SiC-based PEBB systems while maintaining low end-to-end
latency, as demonstrated in [5], [6]. Furthermore, the control platform architecture must
allow integrated control actions between nodes to support energy-coordinated operation.
Proper data transfer strategies such as routing and reconfiguring for deadlocks and fast data
rates should enable fast data transfer to be adapted rapidly to systems requirements.
Therefore, the integrated design must keep tightly bounded round trip latency and support
the interconnection of several modular PEBB-based converters within a multi-hop network
The second objective addresses the networked digital predictive control for
multiple converter units. The distributed control specifies a control structure in which
distributed local controllers work individually but exchange information to obtain an
overall system operational goal. The local current and voltage should be regulated within
each PEBB based on measurements local to the PEBB and in communication with other
PEBBs to form converter applications and coordinate those applications for microgrid
energy management. With the objectives of the control and communication platform
architecture met, the control nodes can rapidly coordinate and respond to multiple energy
flows requirements with data exchanges as the core.
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This work presents a strategy with the final goal of minimizing data communication
and seeking to achieve PEBB-based converter coordination to accomplish fast-distributed
control. Compared to implementations where direct communication of low-level
measurements between PEBBs in a network would increase data communication, resulting
in bottlenecks as system sizes are scaled up. Thus, a goal is to reduce data transmission as
much as possible by developing a control framework requiring only partial or limited
knowledge of the system parameters.

1.3 Scientific Contribution
This work provides a feasible implementation to control and coordinate multiple
interconnected PEBB-base converter modules based on a distributed predictive control
scheme for modularized power electronics-based microgrids using a low latency network
communication architecture. A predictive control method has been developed to maintain
fast voltage and current regulation in a distributed manner within a time frame that can take
advantage of the low latency provided by the 2-D Torus communication network. This type
of predictive control utilizes an internal model of the system, which is suitable for this work
since each PEBB is well defined. Predictive control methods for converters [7], [8] provide
performance that can take advantage of fast switching converters with switching speeds
greater than 50kHz, such as SiC-based PEBBs. However, these predictive methods are for
single-control systems that are suitable for distributed control across multiple units. This
work develops a control scheme that further develops predictive control methods to
integrate several PEBB-based converters in a distributed fashion. This control structure
was not implemented before for multiple PEBB-based converter unit coordination. The
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investigated design of digital control relies on a predictive multi-loop controller and uses
feedback from an observer's estimated current and voltage states. The distributed
coordination occurs through the observer built from a co-simulation method to partition
real-time models for prediction. Partitioning enables paralleling and solving complex
power electronic systems and power system models that usually contain many non-linear
components. Based on the Latency-Based Linear Multi-Step Compound (LB-LMC) solver
method, the approach solves extensive systems in parallel subnetworks through multiple
real-time FPGA devices [9]. Subsequently, each subnetwork can provide real-time
converter measurements to the controller. In order to accomplish this, an FPGA-based
control and communication have been designed to allow system-wide coordination with
multiple control nodes and modular PEBB-based converters via a fiber optic network in a
2D-Torus topology.

1.4 Dissertation Outline
This dissertation is planned in the following manner. Chapter 2 presents the
background for control architecture for modular converters and communication
requirements. Similarly, knowledge of existing topologies used in modular converters,
protocols, hardware, transmission medium, synchronization, and communication
bandwidth is provided. This chapter further presents a programmable System-on-Chip
(SoC) communication architecture for modular converters, including characterization,
routing algorithm, protocol specifications using two different encodings, and
synchronization method and clock adjustment for the studied multi-hop network.
Chapter 3 presents the background for modular converters' control strategies and
recent and relevant distributed control schemes. In the following, the implementation of
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the proposed control scheme, particularly a single observer-based control approach as a
first test case, is considered where stability analysis is conducted to observe system
dynamics due to parameter variations. Analysis and simulation test results of distributed
predictive control for parallel converters considering three and five converters sharing a
lumped load are presented.
Chapter 4 demonstrates the stability analysis for single and multiple interconnected
units, including the LB-LMC method. Later, a presentation and discussion of the
improvements in load estimation for distributed control.
Chapter 5 evaluates multiple parallel converter units in control hardware-in-theloop (CHIL) by offering different test cases and discussing various scenarios. This chapter
initially describes the possible designs and their architecture for a single unit and multiunit case. Finally, the (CHIL) structure is shown and discussed, including results for
different cases implemented in a multi-FPGA testbed.
Chapter 6 presents the conclusions and future work.
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CHAPTER 2
CONTROL ARCHITECTURE
2.1 Introduction
This chapter discusses modular converters' control architecture, communication
requirements, and interfacing for PEBB-based systems. The PEBB-based power electronic
systems possess many advantages over such modular, scalable systems. Thus, its operation
must be coordinated at the system level to accomplish overall system goals. Converters’
coordination demand high-speed networks, communication protocols, synchronization
methods, and routing algorithms that work in conjunction with more complex control
algorithms such as the distributed control for power electronic systems.

2.2 Requirements for Modular Converters
This section defines the networked control architectures for modular PEBB-based
converters. System requirements such as transmission medium, common topologies,
synchronization, and network characterization are defined. A control and communication
platform architecture for distributed control schemes based on the 2D-Torus is detailed.
Last, the proposed platform's synchronization method and its corresponding latency tests
are presented.
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2.2.1 Transmission Medium
Communication for distributed control for modular converters could be categorized
into two possible types: bound (wired) or unbound (wireless). The latter has been
introduced as a Proof-of-Concept (PoC) and lately investigated in [10] to evaluate the
potential directions of evolution for augmented power converters and how wireless
communication can be utilized in such devices. However, due to the physical
implementation of PEBB-based converters, the wired transmission medium is the only
practical option to interconnect devices via physical cabling. Instead of wireless links,
optical links provide capabilities suitable for power electronic system communications.
Thus, optical fiber is the desired medium for modular power electronic converters. Optical
fiber connection for its natural immunity to EMI (Electromagnetic Interference) and fast
data transmission rates has been adopted in many power system applications where media
has to be isolated. Latency, speed, and reliability are critical metrics for such systems.

2.2.2 Topology
Since the introduction of PEBB-based converter systems, star and ring topologies
are the most prevalent, such as in [11]. Although other topologies have been suggested,
such as shown in Figure 2.1. These are (a)bus, (b)star, (c)tree, (d)ring, and more recently
(e) two-dimensional (2D) Torus. In a Bus topology, nodes are connected to a common
central cable or bus, and all data is transmitted over it. Even though bus topology is the
easiest network implementation, it is not suitable for larger networks, and problem
identification becomes hard to detect since one single node can collapse the entire network.
Another disadvantage is that it requires a complex protocol and specialized “T” connectors
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that helps to split the data among all participant nodes. For Star topologies, nodes are
connected to the central controller, and this arrangement lacks scalability and modularity.
Routing performance is shown in [12] for Star and Ring topologies implementations. Ring
topologies are simple and commonly used in modular converters, but most works improve
them by adding redundancy, such as the one presented in [13] that enables two active
optical rings. This implementation for large scales is not very practical since the
communication interface of the controller restricts the number of control modules due to
delays between nodes. Tree topology is a collection of star networks arranged in a hierarchy
design for central controllers and is less commonly used in distributed systems such as
PEBB-based systems. Recently, particular interest has been taken in [5], [6], and [14] for
2D-dimensional Torus topology.

Figure 2.1 Control Network Topologies for Modular Converters
Evaluation of network topology to interconnect several PEBBs has to consider
some metrics to design the communication architecture. The most critical metrics
considered in this work are latency and throughput since these two depend strictly on the
designed topology and chosen routing algorithm. Those metrics also measure a
communication network's performance of the network flow control or routing mode,
buffering in routers, and data acceptance [15]. Latency plays an essential role in the
performance due to the real-time control systems where closed-loop systems determine the
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effects of latency on the system's transient response and stability. Metrics are defined as
follows for the 2-D Torus network topology.

A) Latency
The latency, 𝐿𝑟𝑑 of a torus network is given by (2.1) [6]:
𝐿𝑝 + 𝐿𝑟
8
𝐿𝑟𝑑 = [
+ 𝑝𝑠𝑧 ∗
] ∗ (𝜔 + ℎ),
𝑓
𝑏𝑤𝑝

(2.1)

where 𝐿𝑝 corresponds to the latency of the protocol, 𝐿𝑟 is the latency of the router, 𝑝𝑠𝑧 is
the packet in second according to the 𝑛 bytes. Latency depends intensely on the topology
dimension. Serialization latency depends on the number of nodes in the x-axis direction or
width, 𝜔 and the number of nodes in the y-axis or height, ℎ.

B) Throughput
Throughput is the data rate in bits per second at the input port of a node. It depends
on other parameters like routing, flow control, and topology. Evaluation of performance,
including throughput for different topologies, is presented in [16]. For 2D-Torus, in the
two-level packing model, since a torus is both node and edge symmetric. Under a particular
𝑁

traffic pattern, the maximum channel load of the topology, 𝛾𝑚𝑎𝑥 ≥ 𝛾𝑡 = 2𝐵𝑐 . Then the
ideal throughput of topology is (2.2), Where BW is the bandwidth in bits per second and
𝛾𝑚𝑎𝑥 is unitless.
𝜑𝑖𝑑𝑒𝑎𝑙 =

𝐵𝑊
𝛾𝑚𝑎𝑥
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(2.2)

The uniform bisection load is calculated as (2.3):

𝛾𝑈 =

𝑁
𝑁 𝑘
𝑘
= ∗
=
2𝐵𝑐 2 4𝑁 8

where Bc is the channel bisection limit or bisection bandwidth, 𝐵𝑐 =

(2.3)

4𝑁
𝑘

. In the same way,

if we consider the minimum hop count for a torus, the uniform bisection load for k even is
as (2.4):
𝑛𝑘
𝑁 𝐻𝑚𝑖𝑛 𝑁 ( 4 ) 𝑘
𝛾𝑈 =
=
=
𝐶
2𝑛 𝑁
8

(2.4)

where 𝐻𝑚𝑖𝑛 is the minimum hop count and n is denoted as the dimension in previous
equation. For torus topology, the average count is equal to two, and N is the number of
nodes. The total nodes of 2D Torus is N2.
Generally, the best throughput for a torus can be considered when the dimension is
high enough to maintain the small bisection. Each bidirectional cube node has four
connections in each of its n dimensions. When computing the throughput with the uniform
loading as (2.5):

𝜑𝑖𝑑𝑒𝑎𝑙 =

𝑓𝐵𝑤𝑡 8
𝐵𝑤𝑛 𝑘𝐵𝑤𝑠
),
= min (
,
𝛾
𝑘
4𝑛
8

(2.5)

where BWt is the total bandwidth of the channel. BWn and BWs generally are the node and
bisection bandwidths, respectively. The first term on the right of Equation 2.5 dominates
when low-degree networks such as rings are analyzed. Conversely, the second term is
dominated when a higher degree (n-torus) is analyzed because they tend to be bisectionlimited topologies, which limits the network bandwidth.
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2.2.3 Synchronization
For distributed control applications such as networked controllers for modular
converters, synchronization must be happening between controllers to work correctly.
Verifying the latency requirements over distributed systems involves synchronized clocks
to minimize the contribution of clock uncertainty to the latency measurement error. For
distributed applications with critical dependence on transmitting measurements and control
commands, timing errors cause false conclusions about the networked system conditions.
Time for a distributed system is distributed to all controllers and determines the
time frame to complete the control goal. Power electronics converter always requires a
highly synchronized operation to turn on or turn off the semiconductor switches and
coordinate multiple converter units. Thus, the clock mechanism should be designed so that
all the nodes in the network can be synchronized at a certain level which should be
sufficient for fast switching power applications. Recently, three mechanisms have been
proposed for internal monitoring and control in power electronics converters; the custommade Power Electronics System Network (PESNet), the Time-Stamping-Based
Synchronization Method (TSBS), and an industrial network, EtherCAT [17].
Control is an essential part of the power electronic converter system. For such
systems, there are different levels of control [18]. Compared with traditional Si-based
power conversion systems, fast-switching SiC-based power converters pose several
challenges for control. These challenges entail requirements such as low latency and tight
synchronization. Tight synchronization has been lately taking more attention at the
switching control level, such as the one presented in [19] for MMC. In this case, pulse
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width modulation (PWM) signals at each PEBB controller are given a synchronization
scheme requiring an accuracy that can be smaller than the PWM's timer resolution. In
addition to the converter-level benefits, SiC power electronics can further introduce
system-level benefits due to fast switching capability and high available control bandwidth.
At the switching control level, the allowed time resolution (time granularity) for
proper operation can be defined based on the number of bits and switching frequency as
presented in (2.6):

𝑇𝑟𝑒𝑠𝑜𝑙𝑢𝑡𝑖𝑜𝑛 =

𝑇𝑠𝑤𝑖𝑡𝑐ℎ𝑖𝑛𝑔
2𝑛𝑝𝑤𝑚 − 1

(2.6)

However, at any particular layer in a converter’s control hierarchy, such as the
converter control layer [6]. For this layer is possible to estimate a time resolution based on
tolerance to timing error and can be defined by (2.7):

𝑇𝑟𝑒𝑠−𝑐𝑡𝑟𝑙 = 𝑇𝑐𝑜𝑛𝑡𝑟𝑜𝑙 ∗ %𝑡𝑜𝑙𝑒𝑟𝑎𝑛𝑐𝑒

(2.7)

For example, in a current controller, if the convert control loop frequency is 100
kHz for the SiC PEBB converter, it is allowed an overall delay of a quarter of the control
loop time and a tolerance below one percent. Then a synchronization accuracy should be
better than 1/100kHz*(0.5/100) = 50ns. For switching the control layer at a frequency of
10kHz and 12-bit data resolution, the accuracy should be better than 1/10kHz/(212-1)=
24.4ns.
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2.2.3.1 Synchronization Methods in Modular Converters
This subsection reviews the most common synchronization methods for PEBBbased converters. The following synchronization methods mainly rely on time-stamping
the transmitted packet. In comparison, differences are highlighted concerning its accuracy.

A) Time-stamping-Based Synchronization (TSBS)
The time-stamping-based synchronization (TSBS) method is proposed in [20],
which stamps the synchronization packets' reception or transmission time to determine an
average internode delay and a precise pass-through delay of each control node. This
method requires that each node knows its position concerning its neighbors. Each control
node can be able to compensate for the total delay from master node transmission to the
slave node reception. TSBS works similarly to the IEEE 1588 standard [21], which tunes
all the control node-local clocks referring to the master controller clock.

Figure 2.2 TSBS Propagation Delay Calculation
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This TSBS method is basically realized in two steps [17]. The first step is
calculating the propagation delay, as shown in Figure 2.2, and the second step is performing
the offset compensation. The master node starts the packet transmission and stamps the
packet's transmission time centered on its local clock. At the slave node, the packet with
timestamp is captured and stamped upon its reception and forwarded, stamping the
transmission time based on its local clock. Then, the pass-through time Δ𝑡𝑡ℎ , can be
𝑠𝑖
𝑠𝑖
calculated using the slave transmission time 𝑡𝑡𝑥
and reception time 𝑡𝑟𝑥
forwarded in the

packet. Once all slaves-nodes send back the message, the master has passed through each
node's timestamp. The master stamps the reception time, and then it is possible to estimate
the total time 𝑡𝑡𝑜𝑡 . In order to calculate the average propagation delay 𝑡𝑎𝑣𝑔 , assumed that
the propagation delay between neighboring nodes is identical and calculated as in (2.8):

𝑡𝑎𝑣𝑔 =

𝑡𝑡𝑜𝑡 − ∑𝑛𝑖=1 𝛥𝑡𝑡ℎ
𝑛𝑜𝑑𝑒𝑠

(2.8)

The second step presented in this method is compensating for the reference clock's
offset. From the first step, the 𝑡𝑎𝑣𝑔 is sent to every slave node. Then, each slave node can
𝑠𝑖
calculate the delay from the master node, 𝑡𝑑𝑒𝑙𝑎𝑦
adjust its local time counter to be set as

the master clock, shown in (2.9).

𝑛
𝑠𝑖
𝑡𝑑𝑒𝑙𝑎𝑦

= 𝑛𝑜𝑑𝑒𝑠 + ∑ 𝑡𝑡ℎ𝑗 − 𝑡𝑡ℎ𝑛
𝑗=1

(2.9)

Although there are some minimal drawbacks for actual hardware implementation
using this method, the assumption of identical delay between neighboring nodes provokes
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a difference in the internode propagation delays causing a static error to synchronization
or can limit the synchronization accuracy. Nevertheless, the participation of more nodes
that might change due to reconfiguration caused by either unavailability or a more
complicated topology can cause conflicts and improper synchronization using this method.

B) Power Electronic System Network (PESNet)
PESNet protocol has been mainly designed for simple optical fiber topologies, such
as rings, to support fast communication and synchronization between converters and
controllers. In [22] is first presented this synchronization method. The particularity of this
method is to use predetermined propagation delays inserted in the packet frame and
forwarded at every predefined time. The synchronization method adds fillers to the
synchronization packet to compensate for the propagation delay between neighboring
nodes. Its accuracy is above 90ns.
PESNET II is an updated version and is presented in [23]. The basic principle of
this method, rather than transmitting a synchronization packet with address and fillers over
the network, is to implement a local network clock concept. At each node exist a local timer
counter that represents the local time. The synchronization packet is transmitted at every
fixed period, Δ𝑡. The synchronization process specifies that the master node can send a
synchronization packet with its local net clock inside the packet. At every receiver slave,
the local net-clock is adjusted to the received net-clock data and forward the
synchronization packet to the next node with the adjusted clock embedded in the data
packet. Net-clock addresses some of the issues presented in an early version of the PESNet,
considering an accuracy below 80ns for three PEBB-based systems.
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C) Ethernet for Control Automation Technology (EtherCAT)
Ethernet for Control Automation Technology (EtherCAT) is a popular Ethernet
protocol adopted in power electronics. EtherCAT is not an open-source protocol. It allows
duplex communication and uses a classical master-slave configuration. Reference [19]
presents a control network for a modular converter and a synchronization jitter set as
±20ns. In [24] and [25] EtherCAT synchronization method is tight in precision which is
in the order of hundreds of nanoseconds. Compared with PESNet, this protocol presents
improvements due to redundancy and bidirectionality.

2.2.3.2 Bandwidth
The need for communication channel capacity is often estimated by calculating the
amount of data that has to be transferred during a synchronized pulse linked to the
switching cycle. As we move down in the control layer toward the converter or switching
controls layer, as presented in [18], the required capacity or communication bandwidth
(BW) for power converters can be estimated as (2.10). From [26] data channel capacity C.
Channel capacity is the maximum information rate a channel can transmit. It is measured
in bits per second (bps), and can be calculated as in equation (2.10):
𝐶 = 𝑁𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒𝑠 ∙ 𝑁𝑛𝑜𝑑𝑒𝑠 ∙ 𝑁𝑏𝑖𝑡𝑠 ∙ 𝑓𝑠𝑤 ∙ (1 + 𝑑𝑜ℎ )[bps] ,

(2.10)

where Nvariables is the number of variables per node (references and measurements),Nnode is
the number of nodes, Nbits the number of bits per variable, fsw is the switching frequency,
and doh is the data overhead.
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For example, considering a 50 PEBB-based converter system, assuming the worst
scenario for data transmission, the switching frequency is set to 100 kHz, and an overhead
of 50 percent is allowed. Assuming those values implies that the required data transmission
does not precisely use fifty percent of the non-application bytes, which can be caused by
the protocol encoding, control, signaling data, and other priority data. At each PEBB-based
converter, it is required to monitor its behavior, including all measurements and references
from the controller. Those signals have to be applied or forward to some control nodes if
that is the case. For example, allow proper data exchange can be set with a packet of 128
bits for supervising, controlling, and status of such converter. Thus, the required
communication bandwidth for this system has to consider a communication link larger
than 50*128*100k*(1+50/100)= 960Mbit/s.
In addition to the data transfer and communication propagation delays, the
processing time of the controller should be considered after selecting the switching
frequency during the design, in [26] it is calculated as (2.11):
−1

𝑓𝑠𝑤 < (𝑡𝑡𝑥 + 𝑡𝑟𝑥 + 𝑡𝑝𝑟𝑜𝑝𝑎𝑔𝑎𝑡𝑖𝑜𝑛 + 𝑡𝑝𝑟𝑜𝑐𝑒𝑠𝑠 ) ,

(2.11)

where tprocess is the time that the control takes to calculate new references, ttx is the data
transmission time, trx is the data reception time, and tpropagation is the data propagation delay.
The calculation assumes that the measurements are sent to the controller, new reference
values are calculated, and the references are sent to the control nodes during a single
switching cycle. So, the communication channel capacity should not become a restrictive
factor in the system design process, and a higher capacity provides more flexibility.
Currently, most of the FPGA-based networks have a sufficient bandwidth regarding
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modular converters system design [16], [27], but only a few support synchronization tight
enough for system-wide at the application layer or below layers such as converter-layer or
switching control layer operations.

2.2.4 Communication Protocols
The real-time communication protocols chosen in different research works aim to
minimize errors and increase reliability for high-speed switching devices [27]. The
principal objective of the real-time protocols centers on performance, synchronization, and
fault tolerance capabilities.
In the early 2000s, authors developed PESNet [11], [22], and [28], a complete
custom communication architecture tailored for ring-type networks operating on 125 Mbps
fiber optic channels. More recently [29], a similar method was extended for the daisy chain
even though the communication remains as it was for a ring. The improvement in this
method is a packet approach to sharing data exchanges among all slaves. In the meantime,
researchers have demonstrated working results with standard industrial field buses such as
Controller Area Network (CAN). CAN is an open-source real-time communication
protocol, and its main advantage is to operate at speeds of up to 1 Mbit/s and low
propagation delays. This protocol is demonstrated in [30] for a three-phase six-layer
cascaded H-bridge multilevel inverter, 6.6 kV, 2000 KVA. Significant limitations such as
low data rate make it incapable of implementing CAN protocol for high-speed switching
converter applications. Another popular communication protocol for power electronics,
EtherCAT, has received particular attention due to its real-time abilities, synchronization
performance, and fault diagnostics [31]. EtherCAT is an Ethernet-based field bus system
with a short cycle time of fewer than 100 µs and low synchronization jitter of fewer than
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one µs. This communication protocol, EtherCAT, can also be directly implemented as
application-specific functions to be realized on an FPGA as IP core; however, its
implementation requires additional cost since it is not an open source protocol.
Recent

papers

have

investigated

the

Aurora

protocol

as

media

of

intercommunication for real-time simulations [32]–[34]. Aurora protocol is a high-speed
and open-source link layer communications protocol. Lately, the protocol has been
employed in FPGA-based control and communication for modular converters systems such
as in [5], [6]. In [5], [6], power distribution for a shipboard power system is built and
programmed onto the FPGA, and its communication enables four-bidirectional 10 Gb/s
channels using the Xilinx Aurora 66b/64b link-layer protocol to interconnect the whole
system. The configuration of the Aurora protocol is a point-to-point gigabit serial link
between FPGAs.

2.3 2D-Torus Based Digital Control Platform
The proposed FPGA-based control and communication architecture is designed to
allow system-wide coordination with multiple control nodes and modular PEBB-based
converters via a fiber optic network in a 2D-Torus topology. This means that the
interconnection with other nodes takes advantage of the flexible and user-configurable way
of the FPGA’s high-speed multi-gigabit transceivers interface of the particular topology.
Meshed networks, particularly 2D-Torus networks, can offer low latency communication,
high speed, flexibility, and scalability, which is achieved through multi-hop nodes with
proper configuration and routing algorithms.
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Demonstration of PEBB control network is presented in [5], a study to perform
latency test analysis in a multi-hop network for several nodes. It considers different
topologies to determine the feasibility of a PEBB control network, concluding that the 2D Torus provides the lowest latency and robustness against communication link failures.
The result shows that a few microseconds for a representative packet on a low-cost FPGA
can be achieved; latency test results are shown in Table 2.1.

Table 2.1 Estimated Round-Trip Latencies
Network size
5x5
10x10
20x20
30x30
40x40
50x50

Round trip latency
4.3 us
8.5 us
17.0 us
25.6 us
34.1 us
42.6 us

In the implemented multi-hop network architecture, each control module can
perform control functions while increasing overhead as little as possible beyond the
minimum latency possible. Thus, the digital platform control architecture is designed to
incorporate multiple function blocks, such as a small-embedded router at its core that can
serve as a network interface and as an intermediate forwarding point for other messages
sent among control modules and interface subsystems by accessing shared memory. In
addition, the platform takes advantage of the peripherals and processor to embedded
control algorithms capable of controlling multiple converters and exchanging data through
serial gigabit transceivers. The design programmed onto the FPGA is structured as a
system-on-chip (SoC) and is shown in Figure 2.3. The architecture is divided into four
logic parts: the router, the microprocessor, and local memory, including an interrupt
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controller, the hardware-in-the-loop (HIL) interface, and the monitoring and debug
interface. Each of these key segments of the architecture is described in the following
sections.
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Figure 2.3 Functional Block of a Networked Control Architecture for PEBB-based
Converter
2.3.1 Router
Traditionally, Network-on-Chip is the communication media in the SoC
environment and has typically been conducted via dedicated point-to-point links. Thus,
NoC is the network-based communication system most typically used between modules in
a system and is designed to be modular. The proposed interconnection architecture includes
physical interfaces and communication mechanisms, which allow communication between
SoC components.
The router generally comprises input/output ports, a crossbar switch, a buffer
queue, and an arbitration unit [35], [36]. Each router is interconnected with at least four
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adjacent neighbors. In the proposed NoC, a source sends the data to multiple recipients
simultaneously, contrary to other routing unicast applications such as [37]. The routing
algorithm determines how a message chooses a path in the 2D-torus topology. Thus, the
router plays the most crucial element in NoC architecture. The simplified NoC Router
representation is shown in Figure 2.4(a). Figure 2.4 (b) presents the 2D-Torus multi-hop
proposed architecture, which enables real-time data communication of nine boards in a
matrix form. The last figure in Figure 2.4(c) presents the FPGA evaluation module in the
design showing its peripherals for building the network interconnection.

Figure 2.4 FPGA NoC Components. (a) Simplified NoC Router Model, (b) 2d-Torus
Topology, and (c) FPGA Interface

The router is deﬁned and presented in its detailed architecture in Figure 2.5. The
router architecture is designed so that each node consists of four bidirectional ports related
to its neighbor nodes for a 2D-Torus topology and a fifth port. Explicitly, the four ports are
used to interconnect adjacent routers through a 10Gbps fiber optic link, and the fifth port
is to the local buffer. The local port connects via buffers to all local IP cores having direct
access to on-chip memory for handling data directly with peripherals in the microprocessor.
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More details about the control scheme programmed in the soft processor are discussed
later, which denotes how to handle real-time control functions.
Multiple options define the path taken by a data packet between source and
destination. Therefore, the router should select from those possible paths to minimize
network congestion at any node since congestion can increase latency. Thus routing
classification can be determined based on adaptivity, such as deterministic or adaptive.

Figure 2.5 Detailed Router IP Architecture
In this work, a deterministic XY routing algorithm is selected for its predefined and
deterministic execution and the opportunity to be modified into a partially adaptive
algorithm to avoid deadlocks when link failures exist [38]. The router is developed in
Hardware Description Languages (HDL), including VHDL and Verilog. The real-time
router’s algorithm has been evaluated for feasibility and scalability in the FPGAs, allowing
data communication with very low latency, real-time execution, and high performance,
considering its total processing time below the tens communication’s clock cycles, where
each cycle in this application is to 6.4ns.
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To test the design, an FPGA evaluation board (Xilinx Kintex 7 KC705 kit) was
used to access five of the whole 16-gigabit transceivers (GTX) available; these transceivers
support higher line rates and different reference clocks. Four of the GTX are externally
available by utilizing an additional optical transceiver FPGA Mezzanine Card (FMC). This
card (Faster Technology FM-S14 Quad SFP/SFP+) provided four Small Factor Pluggable
(SFP) transceivers with a line rate of 10Gbps and was used to interconnect the FPGA
platforms into the 2-D torus network.

2.3.1.1 Transmission Protocol
In this work, the Aurora protocol is used because it is scalable and flexible to change
in the communication topology, from packet content and size without overheads or high
impact on the performance. These features make the communication protocol a crucial
decision and essential for its presentation in the following section.
The encoded protocol used for the communication among control nodes and
communication with real-time simulation or converter emulation is developed upon the
Xilinx 66b64b Aurora link-layer protocol. At every FPGA node, the communication
protocol employed is implemented as an intellectual property (IP) core provided by Xilinx.
The IP core is called “Aurora 64B66B” with many configuration options such as line rate,
dataflow mode, flow control, and other characteristics. The IP core is a mixture of hardened
IP in silicon and soft IP described in an HDL language. The IP leverages the GTX gigabit
transceivers found in 7-Series Xilinx FPGAs [39].
At the network layer of this protocol, the designed exchange of information
between different control nodes or other devices such as RT-simulators or converter
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emulators relies essentially upon the definition of a data packet. The planned data package
is shown in Figure 2.6, which is clearly defined for Aurora 64b/66b encoding. The packet
contains the source and destination, self-definition for proper administration, timestamp,
and data corresponding to control nodes, such as current and voltage measurements from
PEBB-based converters and control references from the node to the converter models.
Sixteen bits define the source and the destination addresses, eight bits each. The length is
eight bit to specify the size in words (64bits) because the routing algorithm can handle
variable lengths. The control signal is defined for control and synchronization by
specifying the message type with different configurations. The timestamp is a 64bit word
and updated according to the proposed synchronization method. For control and data
acquisition of the power electronic converters and control reference, the last words of the
frame are reserved and mainly depend on the number of units connected.
1st Word

2nd Word

n Words
nbytes

1byte

1byte

1byte

1byte

4byte

8bytes

Sender

Receiver

Length

Tag

Reserved

TimeStamp

0000 0000
[63:60],[59:56]

0000 0000
[55:52],[51:48]

0000 0000
[47:44],[43:40]

source

destination

length

Tag

Data

... Data

64 bits

[31:0]

Internal Control
Signals

Capacitor
Voltage

Inductor
Current

Estim. Inductor
current

Unit # Node
Contribution

[39:36],[35:32] e.g. Mb to observer: 3344059112345678

3bits
– Initialization
001 - Test
010 - Not valid
011 - Incomplete
100 - Normal

3 bits
000 – Synchronization
001 – Resynchronization
010 – Control Data
011 – Presentation Data
100 – Observer data
– High priority data

2 bits
00 – incomplete data
01 – correct data
10 – Sequence #1
11 – Sequence #2

0000 0000 0000 0000 0000 0000
[63:0]

timestamp

Figure 2.6 Packet Format Overview
2.3.1.2 Latency Test
To characterize the router and communication setup, a latency test is conducted
using a single Aurora IP core in a loopback, as it is shown in Figure 2.7. Later, the test is
scaled to three nodes, as shown in Error! Reference source not found.. the test is
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conducted to obtain the latency between a node to set a proper propagation delay. Figure
2.7 shows the histogram for a loopback test for 92 million packets sent. The test is
performed to validate Table 2.2 presented in [40], as it is observed that the Gaussian
distribution point the significant incidence about the 54 to 55 cycles.

Table 2.2 Latency for Aurora 64b/66b core Configuration
Latency component
[cycles]
Aurora 64b/66b

logic

gearbox

Clock Compensation

Total

46

1 to 2

7

54 or 55

For the latency test, communication among the Aurora 64B/66B modules is
gathered between the GTX transceivers logic and protocol engine (PE) logic implemented
in the FPGA. Latency is measured from the rising edge of the transmitter and the receiver.
The control signals are data and control information flags asserted when the stream
protocol sends or receives data. On the slave side, to identify if a packet is received, a flag
is asserted, named ‘slave_TVALID.’ While in the master or the sender module, the flag to
indicate if a packet is being sent is ‘master_TVALID.’ Both of these flags are captured on
the rising edge. Other control flag signals exist that, in addition to TVALID help to delimit
the size of the packet and if a packet is truncated. For instance, the latency analysis
considers only when the packet is valid.
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Figure 2.7 Latency Test Histogram for Datapath (loopback)

Similar to the loopback test, a test with three nodes is presented in Figure 2.8, which
shows Gaussian distribution with a mean of about 160 cycles for three nodes and a standard
deviation of 2.63 cycles for total transmission packets of 92 million. Based on the latency
test, estimating the delay between nodes and including it in the timestamp to be sent to the
slave nodes by this pre-calculated delay is possible.

Figure 2.8 Latency Test Histogram for Datapath (3 nodes)
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2.3.1.3 Synchronization
According to information presented in previous sections, a time-stamping-based
synchronization method is proposed for an FPGA-based control and 2D-Torus topology.
Because of the independence of the lower layers from the protocol, it is possible to use the
new synchronization method with various communication protocols. Moreover, the
synchronization period can be chosen independently of the operation period of the
application. The considered synchronization is adjusting the local clock of the slave nodes
at every transmission control signal or at any other signal that has to be sent to the slave.
The designed scheme automatically defines the intermediate internode delay; this
average delay must be known beforehand and included in the system configuration. The
implemented scheme is adapted depending on every configuration. It considers the
possibility of varying node pass-through delay of a message; thus, the communication path
does not need to be reserved only for the synchronization messages during the
synchronization procedure. This way, the synchronization procedure can be considered
invisible to the application.
The synchronization module is developed on the FPGA as part of the
communication protocol stack. A detailed block diagram of this module is shown in Figure
2.9, where it is seen that the module is separated into three main blocks; packet
identification, data and timestamp, and clock adjustment.
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Figure 2.9 FPGA Embedded Synchronization Module
Once the incoming packet is identified, the frame breaks down, and the timestamp
is obtained. The received packet from a master’s node triggers a local counter, which runs
at the fastest clock frequency of the FPGA, in this case, the communication clock. The
captured timestamp represents the master’s clock in nanoseconds. The timestamp unit of
the current implementation has a 64-bit register, counting the ticks of the FPGA clock. One
tick is approximately 6.4ns when running a clock frequency of 156.25 MHz, and tight
synchronization is obtained because at every received message local clock is adjusted to
minimize errors and fulfill control requirements. This module is responsible for
synchronizing the node clock and estimating the propagation delay if the message must be
retransmitted to another node.
The implementation of the current synchronization method for 2D-Torus topology
closely follows the approach Precision Time Protocol (PTP) [41], except that it is adept at
working on one-way dissemination, which this last assumes offset can be estimated
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presuming a constant delay between CLK_M(t) master clock and CLK_S(t) slave clock.
Thus, an offset can be calculated as (2.12):

𝜃 = 𝑡2 − 𝑡1 − 𝐷 − 𝑝𝑑 + 1,

(2.12)

where D is the propagation delay and 𝑝𝑑 is the processing delay of a message and since
propagation delay was estimated from the previous section, then both parameters can be
assumed to be a particular constant value.
The calculation of the offset can be observed in Figure 2.10. The figure shows two
different scenarios; when the master leads, the slave clock. On the right side, when the
clock leads the master clock. Both are positive and negative offset corrections, respectively.
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Figure 2.10 Data Synchronization on-time Accuracy
When the master clock is leading like in the left figure by a few cycles, in this case,
eleven cycles in difference plus the known delay and the one clock router decision makes
a correction for 65 cycles that has to be addressed one cycle at the time every one-fourth
of the clock period.
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Figure 2.11 Multi-hop Extension of Synchronization Scheme

The synchronization approach is extended to multi-hop, as presented in Figure 2.11
for a master and four slaves as maximum. On the left side in gray is possible to observe the
initialization process, which can help calculate the propagation delay per node and offset
or eventually use a constant value obtained from those mentioned above. Then, the
following messages presented in the outer gray box are messages received from control
requests or reference commands that can transmit timestamps within the packet in one way
to adjust slave nodes of the corresponding group in the network topology. The local counter
of each node is smoothly readjusted by implementing a sub-frequency four times slower
than the global frequency (156.25 MHz) that periodically adjusts the offset by one tick
every quarter until the offset is equal to zero.
Validation of the programmed synchronization method between two different
nodes is presented. The derived synchronized clocks (yellow and blue) of two different
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boards are based on the synchronization method in Figure 2.11, where node one is the
master clock, and node four or slave4 is the outermost node. The test is run for about an
hour, and persistence is captured to observe the jitter. As a result, the synchronization
accuracy between two far nodes to have a maximum jitter for the system is 40 ns, and
values are shown in Figure 2.12. In the scope, the time scale is 5.0 ns/div, and the total
sampling points are 7,616 samples.

Master
node

Slave4
node

Figure 2.12 Synchronization Performance between two nodes

2.3.2 Microcontroller
The Xilinx-provided Microblaze soft-core microcontroller is written in the form of
synthesizable HDL code. The Microblaze is a 32-bit processor with an 8KB instruction
cache and 8KB data cache. For this work, the system operating frequency of the processor
is 100 MHz and includes the implementation of an interruption controller for data
accessing, debug interface, timers, and interface with double data rate (DDR) memory
operating at 400 MHz. The processor is interconnected to an on-chip Block Random
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Access Memory (BRAM) that contains the controller state. The soft-core processor has its
local on-chip memory from which it executes converter control references and sharing
algorithms. The interrupt controller that captures all received data from Aurora or UDP
protocols allows the processor to work with one DMA and one BRAM to access data from
and to the router. Two timers are enabled in the system design, allowing proper usage of
the lightweight IP (LwIP) block. The timers are free running timers that the soft processor
can access. The LwIP requires a one-timer to send data using the UDP/IP stack. The second
timer is initially used for debugging, such as measuring latency. Lately, that timer was
adept for non-critical tasks that have to happen in a specific sequence.

2.3.3 Hardware-In-the-Loop Interface
The HIL interface in the control board is configured as an additional link to
interface applications related to the PEBB converters in real-time. Alternatively, there are
possibilities to interconnect a commercial RT system such as the OPAL-RT simulation
platform used to simulate power electronics systems. The configured interface can handle
multi-gigabit transceivers and Aurora protocol for data exchange above 5Gbps. In [32], a
CHIL for DC small grid using OPAL-RT is presented. in this design, the microgrid model
was designed in OPAL-RT, and the control was set up in an evaluation FPGA board where
a link is set with a lane width of 4 bytes and a lane rate of 5Gbps.
Thus, this interface can be configured for any other interconnection that enables
Aurora protocol for gigabit-speed serial communication. The Aurora encoding configured
in this interface can be set for 64b66b or 8b10b [42].
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2.3.4 Monitoring and Debugging Interfaces
The Serial gigabit media-independent interface (GMII), from Figure 2.13, is
configured by enabling a gigabit Ethernet terminal. The IP Ethernet protocol is
programmed to have a connection through Direct Memory Access (DMA) engines
connected to Ethernet MAC IP-core, and a lightweight internet protocol (LwIP) configured
in the processor for UDP/IP protocol [43]. The test and monitoring subsystem through the
user interface includes a non-real-time 1 Gb/s Ethernet interface used for presentation and
a serial UART terminal used for debugging purposes while using VIVADO and SDK tools
to access memory or data at different instances of the design
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36

GMII
To debug
terminal

CHAPTER 3
DISTRIBUTED PREDICTIVE CONTROL FOR PEBB SYSTEMS
3.1 Introduction
This chapter presents the control algorithm for modular distributed PEBB-based
converters. The control objective is to regulate the voltage of a common bus of parallel
connected PEBBs as a function of their coordinated behavior while allowing for load
sharing at any percentage between converters. Moreover, the control coordination should
utilize the 2-D Torus network described in Chapter 2 to achieve faster control performance
as compared to the commonly employed droop-based coordination methods. Various
associated control tasks arise when controlling a network of interacting dynamic systems,
besides the classical control objective of setpoint stabilization like cooperative goals and
synchronization tasks. This translates into coupling terms in the respective interconnected
system.

3.2 Deadbeat Predictive Control
The digital deadbeat or predictive controllers can offer the fastest response for
systems that employ digital platforms [44]–[46]. Digital deadbeat control has been
developed for different converter applications such as digital current-mode DC-DC and
single and three-phase inverters. A multi-loop control method for DC converter is
presented in [47], where a two-loop predictive deadbeat control is developed for a DC-DC
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power supply for one step ahead prediction for current reference and three steps ahead for
voltage reference. It is digitally implemented in a DSP for a 10kHz DC-DC converter.
Limitations are presented with respect to the performance due to the computational time
delay and sampling. In [48] three converter topologies, buck, boost, and buck-boost, are
tested in current mode control using a predictive controller based on inductor current
waveform predicted by sampled input and output voltage and inductor current information.
In [8] a digital control technique for the inverter stage of uninterruptible power supplies
(UPSs) is described, which is based on multi-loop predictive regulators. It aims to achieve
a deadbeat dynamic response for controlled variables. The voltage control approach is
computed by employing an estimator. Simulations demonstrate the validity of the approach
and experimental tests performed on a 1kVA single-phase UPS.
The designed control scheme presented in this work is a distributable extension of
the multi‐loop predictive deadbeat control scheme shown in Figure 3.1(a). The control is a
dual closed-loop control structure that adopts an outer voltage loop and inner current loop.
The schematic of the average converter power stage is shown in Figure 3.1(b), which is
based on a single DC-DC converter. First, consider from Figure 3.1 that G(s) is denoted as
the plant to control expressed in continuous time, and C(k) is the control scheme in the
discrete domain.
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A) Digital dead-beat current control
Regarding the current control, Figure 3.1(b) represents an average Synchronous
Buck Converter (SBC) model and its load. To achieve a deadbeat response, the control law
must determine at every control iteration the output voltage that forces the average inductor
current 𝑖𝐿 (𝑘) to reach its reference in exactly two switching cycles, Ts. Thus, the discretetime model of the inductor dynamics in CCM and its similarities presented in [49] are
adopted here to derive the current control equation with the variant assuming losses cannot
be neglected. Then a series resistance is considered in the plant, and its inductor current
equation can be expressed as (3.1):

𝑖𝐿 [𝑘 + 1] = 𝑖𝐿 [𝑘] +

𝑇𝑠
(𝑣 [𝑘] − 𝑅𝑠 𝑖𝐿 [𝑘] − 𝑣𝑜 [𝑘]),
𝐿𝑠 𝑚

(3.1)

where 𝑣m [𝑘] = 𝛿[𝑘] ∙ 𝑉𝑖𝑛 [𝑘] is the input voltage times the duty, 𝑣𝑜[𝑘] in this equation is
stated that represents the output voltage. Once the objective is moved one step forward,
making the average current to its reference at the instant [𝑘 + 2] ∙ 𝑇𝑠 to avoid timing
problems is possible by implementing the equation (3.2):
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𝑖𝐿 [𝑘 + 2] = (1 −

𝑅𝑠 𝑇𝑠
𝑇𝑠
)𝑖𝐿 [𝑘 + 1] + (𝑣𝑚 [𝑘 + 1] − 𝑣𝑜 [𝑘 + 1])
𝐿𝑠
𝐿𝑠

(3.2)

Then substituting equation (3.1) into equation (3.2) is possible to obtain the
equation (3.3):

𝑉𝑖𝐿 [𝑘 + 2] = (1 −
+

𝑅𝑠 𝑇𝑠 2
𝑇𝑠
) 𝑖𝐿 [𝑘] + (𝑉𝑚 [𝑘 + 1] − 𝑉𝑜 [𝑘 + 1])
𝐿𝑠
𝐿𝑠

(3.3)

𝑇𝑠
𝑅𝑠 𝑇𝑠
(1 −
) (𝑣𝑚 [𝑘] − 𝑣𝑜 [𝑘])
𝐿𝑠
𝐿𝑠

Assuming the output voltage 𝑉𝑜 is slowly varying, and the inductor current
reference can be considered 𝐼𝐿 𝑟𝑒𝑓 [𝑘] when 𝑖𝐿 [𝑘 + 2]. In addition, rearranging the terms
for 𝑉𝑚 [𝑘 + 1], thus the following equation corresponds to the dead-beat current control
equation (3.4):

𝑉𝑚 [𝑘 + 1] = − (1 −

𝑅𝑠 𝑇𝑠
) 𝑉𝑚 [𝑘]
𝐿𝑠

𝐿𝑠
𝑅𝑠 𝑇𝑠 2
) ∙ 𝑖𝐿 [𝑘])
(𝐼𝐿 𝑟𝑒𝑓 [𝑘] − (1 −
𝑇𝑠
𝐿𝑠
𝑅𝑠 𝑇𝑠
) 𝑣𝑜 [𝑘]
+ (2 −
𝐿𝑠
+

(3.4)

B) Digital deadbeat voltage control
The voltage controller can be designed following the same approach as the current
controller resulting in the same structure. Assuming series capacitor resistance can be
40

neglected, the following state equation (3.5) corresponds to the discrete-time average
dynamics of the output voltage as in:

𝑉𝑜 [𝑘 + 1] = 𝑉𝑐 [𝑘] +

2𝑇𝑠
(𝑖 [𝑘] − 𝑖𝑙𝑜𝑎𝑑 [𝑘]),
𝐶𝑠 𝐿

(3.5)

where the sampling instant for the current controller is 𝑇𝑠 , and underlining that the sampling
instant for the voltage controller is 2𝑇𝑠 and is denoted here as 𝑇𝑣 . Then, assuming the output
current varies slowly, and reference is reached after [ℎ] ∙ 𝑇𝑣 . Thus, the dead-beat control
equation for the voltage loop corresponds as follows (3.6):

∆𝐼𝑐 [ℎ + 1] = −∆𝐼𝑐 [ℎ] +

𝐶𝑠
(𝑉 [ℎ] − 𝑉𝑜 [ℎ]),
𝑇𝑣 𝑜𝑟𝑒𝑓

(3.6)

where 𝑉𝑜𝑟𝑒𝑓 is the reference voltage and 𝑉𝑜 is the output voltage. An important aspect is that
the control is quite sensitive and presents oscillations to the current reference. Thus, to
smooth the transient and avoid this effect, [8] propose to implement a linear interpolation
of the current reference sampled to provide a reference closer to the ideal value. The block
corresponding to interpolation is also shown in Figure 3.1(a). The equation to smooth the
current estimation based on (3.5), assume disturbance is set to zero for this analysis, thus
can be presented as (3.7):

𝑣𝑜 [ℎ + 1] = 𝑣𝑐 [ℎ] +

𝑇𝑣 5
1
( 𝑖𝐿 [ℎ − 1] − 𝑖𝑙𝑜𝑎𝑑 [ℎ − 2])
𝐶𝑠 2
2

(3.7)

Suppose disturbances have to be considered because the controller is also sensitive
to feedback noise and instabilities. In this case, particular care must be taken in the
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controller equation considering a term to the disturbance. If an interpolator is considered
to smoot the control response and it is active, equations (3.6) and (3.7) can be combined,
and the final equation for the voltage controller is changed as described in (3.8):
1
∆𝐼𝑐 ∗ [ℎ + 1] = (−4∆𝐼𝑐 ∗ [h − 1] + ∆𝐼𝑐 ∗ [h − 2])
5
𝐶
+
(𝑉𝑜𝑟𝑒𝑓 [ℎ] − 𝑣𝑐 (h − 1)) + 𝑖𝑙𝑜𝑎𝑑 [ℎ]
5𝑇𝑣

(3.8)

Since equation (3.8) considers the output current component for any disturbance, it
is hard to pre-calculate or measure. However, an alternative to avoid this measurement with
only a slight deterioration in performance is possible by using an estimation of the load
current given by the following equation (3.9):

𝑖̂𝑙𝑜𝑎𝑑 [𝑘 − 1] = 𝑖𝐿 [𝑘 − 1] −

𝐶
(𝑣 [𝑘] − 𝑣𝑐 [𝑘 − 1])
𝑇𝑠 𝑐

(3.9)

Estimation techniques based on disturbance observers can be implemented to allow
saving load current measurements. However, using observer-based controllers, the
observer is responsible for a specific increase in the response delay of the controller.
Reference [45] proposes a control scheme based on a deadbeat control method on the
output voltage and inductor current for a single-phase UPS, where a state estimator is used
to compensate for the computational delay, and a disturbance observer is used for the
estimation of the load. A control scheme in [50] proposes inductor current observer (ICO)
feedback and a load current feedforward using a single current sensor for a single-phase
stand-alone inverter.
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3.3 Modular Control Algorithm for DC-DC Converters
The developed control scheme relies on a multi-loop deadbeat control technique
with a distributed disturbance observer to facilitate the control of multiple DC-DC
converters connected in parallel. The distributed observers contain N local subsystem
observers, and each is supposed to obtain estimations of the whole states of the system.
Different observers can communicate with each other so that the local observers can
estimate the whole states based on their own local information. The predictive control relies
on an assumed model of each well-defined PEBB; therefore, each local observer is
formulated as a real-time model of the PEBB with the possible addition of external system
components. Another primary reason for the real-time model formulation of the observer
is to leverage the co-simulation technique for distributed system models.
The decomposition method allows partitioning the large model into subsystems and
building a distributed observer. The state estimation from each observer is obtained for its
local portion of the distributed model, which is equivalent to a unified system assuming
that certain co-simulation-based solver constraints are met which will be presented in the
next chapter. The Latency-Based Linear Multi-Step Compound (LB-LMC) real-time
solver method is a resistive companion simulation method with mixed integration (implicit
and explicit discretization) [51]. The solver method is employed here based on its
suitability for providing fixed-time-step determinism in solving nonlinear switching
converter models when used in FPGA platforms. The diagram of the proposed method,
including the multiloop predictive control and model correction, is shown in Figure 3.2.
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Figure 3.2 Multi-loop Predictive Control Scheme for Parallel PEBB Converters

According to previous derivations, the control equation that smooths the transients
and effectively solves the problem of interconnected dynamics of multiple converters is
presented here. Another point concerning the implementation is the sharing control for
every converter unit, thus is worth noting that the assumption was made to derive the
control, and the sharing can be used successfully in the proposed control architecture for
parallel converters. Considering equations (3.8) and equation (3.9) from the outer loop, it
is possible to include the proportional sharing load for multiple converters after some
adjustments. The design is modeled within the control as part of the disturbance
compensation to also include sharing percentages, as in:

1
𝐶
𝐼𝐿∗ 𝑟𝑒𝑓 [𝑘 + 1] = (−2𝐼𝐿∗ 𝑟𝑒𝑓 [ℎ − 1] + 𝐼𝐿∗ 𝑟𝑒𝑓 [ℎ − 2]) +
(𝑉𝑜𝑟𝑒𝑓 [ℎ] − 𝑣𝑐 [ℎ − 1])
5
5𝑇𝑣
+ 𝑠ℎ𝑎𝑟% [𝑖𝑜𝑙𝑏𝑙𝑚𝑐 [ℎ + 1] + 𝑖̂𝑐𝑜𝑚𝑝 [ℎ + 1]
[ℎ − 1]),
+ 𝛼(𝑖̂𝑜𝑟𝑒𝑓 [ℎ + 2] − 𝑖𝑜
𝑙𝑏𝑙𝑚𝑐
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(3.10)

where 𝐼𝐿∗ 𝑟𝑒𝑓 is the current reference to the current controller, 𝑣𝑐 is the capacitor voltage,
𝑖𝑜𝑙𝑏𝑙𝑚𝑐 is the output current contribution from the LB-LMC-model that is denoted as the
observer model and discussed in detail in previous sections 𝑖̂𝑐𝑜𝑚𝑝 is error current due to
model mismatches and used as part of the current compensation to adjust load variations
because of limitations in the LB-LMC model, and 𝑠ℎ𝑎𝑟% is the percentage of current
contribution of interconnected converters.

3.4 Model Correction Algorithm
The standard requirement for current controllers using the topology mentioned
previously in past chapters is to modulate the converter output currents to follow reference
currents whose magnitude is determined by a higher-level controller in response to an
appropriate optimization strategy (e.g., deadbeat current and constant dc bus voltage). In
most cases, the current reference can be the same as the output current at a steady state, so
real power transfer can occur. To solve the problem of the delay and disturbances caused
by other converter interactions, a prediction algorithm was introduced based on the
traditional deadbeat control algorithm. Among the most common algorithms of current or
voltage, estimation is the interpolation such as in [52] or linear fitting prediction algorithm
presented in [53] that control has the characteristics of less computation and easy to realize.
However, in some cases, it can be insufficient to estimate the currents or voltages correctly.
In this work, an improved algorithm is proposed based on the traditional
extrapolation prediction algorithm, and it is introduced as an aid for the non-compensated
perturbances in the LB-LMC observer model. The real-time solver has to meet fast time
constraints to be solved within a fixed time step. It is then almost impossible for real-time
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computation to update the system’s solution if we want to keep such small time steps in
the observer model.
Typically, the load current estimation can be computed by solving KCL from
Figure 3.3, the equation (3.9) that solves the output current was also presented in [49] as a
simple method to estimate that state. However, this equation (3.9) does not consider
another interconnected subsystem. A new observer model is set to deal with these dynamics
and consider model mismatches.
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Figure 3.3 Average Converter Model

Based on those mentioned above and rearranging the equation (3.9) and adding a
term to consider the errors between the LB-LMC output current and the measured output
is then presented here as:
𝑖𝐿 [𝑘] = 𝑖𝑐 [ℎ] + 𝑖𝑜 𝑙𝑏𝑙𝑚𝑐 [ℎ − 1] + 𝑒𝑖 𝑚𝑜𝑑𝑒𝑙 [ℎ],

(3.11)

where ℎ is the control sampling instant, 𝑖𝑐 is the capacitor current, 𝑖𝐿 is the inductor current,
𝑒𝑖 𝑚𝑜𝑑𝑒𝑙 (ℎ) is the current difference from the LB-LMC model at ℎ instant
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The LB-LMC solver measurements, estimated currents, and the error can be used
later for feedforward to the control equation to provide proper compensation from the outer
loop. The selection of a particular approach to determine the current compensation is a
trade-off between steady-state phase delay and transient response. This latter is then
considered in this approach, and it simply means that the current output and the load
adjustment current from the predicted algorithm can be taken by the past input and output
time histories to compensate for the error appropriately. Since simple linear extrapolation
does not give satisfactory accuracy, thus, a second-order Lagrange extrapolation [54] from
previous values can be used to predict the current and compensate for minor model errors.
The second-order Lagrange extrapolation formula uses the current value and two recent
previous values with suitable coefficients to predict the value of the signal at the instant
(k+2).
Thus, inductor current can be estimated using previous sampled values as:
𝑖𝐿 [ℎ + 1] = 3𝑖𝐿 [ℎ] − 3𝑖𝐿 [ℎ] + 𝑖𝐿 [ℎ − 2]
(3.12)
𝑖𝐿 [ℎ + 2] = 6𝑖𝐿 [ℎ] − 8𝑖𝐿 [ℎ] + 3𝑖𝐿 [ℎ − 2]

Similarly, the equation (3.12) can be applied to the capacitor current. According to
equation (3.11) and rearranging the equation to calculate the error, we obtain:
𝑒𝑖 𝑚𝑜𝑑𝑒𝑙 [ℎ] = 𝛼[𝑖̂𝑜 [ℎ] − 𝑖𝑜𝑙𝑏𝑙𝑚𝑐 [ℎ − 1]]

(3.13)

where 𝛼 = 𝑇𝑠𝑣 /𝐶 is the coefficient of the observer. If we use (3.11) and substitute into
(3.13) for each term 𝑖𝐿 [ℎ + 2] and 𝑖𝑐 [ℎ + 2], the current vector 𝑖̂𝑜𝑟𝑒𝑓 [ℎ + 2] can be
regarded as the current reference vector substituting 𝑖̂𝑜 [ℎ] term, and it becomes:
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𝑖̂𝑜𝑟𝑒𝑓 [ℎ + 2] = 6𝑖𝐿 [ℎ] − 8𝑖𝐿 [ℎ − 1] + 3𝑖𝐿 [ℎ − 2] − 6𝑖𝑐[ℎ − 1]
+ 8𝑖𝑐 [ℎ − 1] − 3𝑖𝑐 [ℎ − 2]

(3.14)

The term 𝑒𝑖 𝑚𝑜𝑑𝑒𝑙 (ℎ) is not only the current difference between the LB-LMC model
and the actual output current, but it also needs to compensate for some periodic output
disturbances such as those induced by nonlinear loads or converter interconnections. Then,
assuming the disturbance can be bounded as in the capacitor current, it is then possible
later to be feedforwarded to the control equation to compensate for perturbations. The
(3.14) has the natural dynamic characteristics of the current dynamics, such as boundedinput bounded-output stability, provided that the estimated parameters are bounded within
certain limits. Therefore, the convergence of the proposed estimator can be achieved with
an appropriate parameter adaptation using the accumulated estimation error as:

𝑖̂𝑐𝑜𝑚𝑝 [ℎ + 2] = 𝑖̂𝑐𝑜𝑚𝑝 [ℎ + 1] + 𝛼(𝑖̂𝑜𝑟𝑒𝑓 [ℎ + 2] − 𝑖𝑜𝑙𝑏𝑙𝑚𝑐 [ℎ − 1])

(3.15)

Hence, the robust predictive algorithm to correct the model and appropriately reject
output disturbances also due to model mismatches is denoted in (3.15) and substituted in
(3.8) within the voltage control law as feedforwarded current. The final equation is
presented as in (3.15).
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∆𝐼𝑐 ∗ [ℎ + 1] =

1
(−2∆𝐼𝑐 ∗ [h − 1] + ∆𝐼𝑐 ∗ [h − 2])
5
+

𝐶
(𝑉𝑜𝑟𝑒𝑓 [ℎ] − 𝑣𝑐 [h − 1]) + 𝑖̂𝑐𝑜𝑚𝑝 [ℎ + 2]
5𝑇𝑣

(3.16)

+ 𝑖𝑜𝑙𝑏𝑙𝑚𝑐 [ℎ]

3.5 Distributed Model-based Observer
This subsection describes the method used to build the distributed observer model.
The designed control scheme for a parallel converter uses an observer to estimate a
modeled exogenous disturbance whose compensation can be added to the control equation
as the load current, as shown in (3.8). Thus, building an observer from a decomposed fullsize system into small subsystems. To solve the system in real-time, the decomposed model
must exchange data over the network with the rest of the decomposed subsystems. The
method that solves the system in real-time is called Latency Based Linear Multistep
Compound (LB-LMC), which is presented in [55].

3.5.1 LB-LMC Overview
The Latency Based Linear Multistep Compound method has been developed to
exploit latency and individual component levels by isolating their solution from the system
solution. The LB-LMC method is a highly parallelizable simulation method that was
designed for RT simulation of dynamic electrical or multi-physics systems.
The system to be solved is modeled using the traditional resistive companion
approach, and nonlinear components are identified and substituted for their equivalent
current or voltage source. Such nonlinear component dynamics are described by an
independent set of equations that are discretized with an explicit integration method for its
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solution. Similar to the traditional Resistive Companion (RC) method, the LB-LMC
method models all linear and nonlinear components in a network as a function of voltage
sources with series resistance or current sources with a parallel conductance; the method
solves dynamic systems as a set of linear system equations in the form 𝐺𝑥 = 𝑏 at every
simulation time step. G matrix aggregates resistance/conductance elements, and b
aggregates the source contributions under the LB-LMC method. These series resistances
or parallel conductances are always held fixed and are inserted into the G conductance
matrix offline to stay with a standard form of RC components, including for nonlinear
elements whose equations are explicitly integrated. The nonlinear behavior of the nonlinear
components is then reflected in the voltage or current source that is updated every
simulation step through an internal step that computes the state equation of the component
to update said source. The general form of the component state equations is expressed as
(3.17) and (3.18):
𝑑𝑖𝑖𝑛
= 𝑓(𝑣, 𝑖, 𝑥𝑖𝑛 , 𝑢𝑖𝑛 , 𝑡)
𝑑𝑡

(3.17)

𝑑𝑉𝑗𝑛
= 𝑓(𝑣, 𝑖, 𝑥𝑗𝑛 , 𝑢𝑗𝑛 , 𝑡)
𝑑𝑡

(3.18)

where 𝑣 is the vector of the network node voltages, 𝑖 is the vector of the network branch
currents, 𝑥𝑖𝑛 is the vector of the state variable internal to the i-th component, and 𝑢𝑖𝑛 is the
vector of the input internal to the i-th component. When previous equations are discretized
with an explicit method, it is possible to obtain (3.19) and (3.20):
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𝐼𝑖𝑛 = 𝑓(𝑣(𝑘), 𝑖(𝑘), 𝑥𝑖𝑛 (𝑘), 𝑢𝑖𝑛 (𝑘), 𝑘))

(3.19)

𝑉𝑗𝑛 = 𝑓(𝑣(𝑘), 𝑖(𝑘), 𝑥𝑗𝑛 (𝑘), 𝑢𝑗𝑛 (𝑘), 𝑘)

(3.20)

Since equations 𝐼𝑖𝑛 and 𝑉𝑗𝑛 are discretized using an explicit method, then only
depends on the previous solution, and being independent of the whole system, the nonlinear
components can be solved and updated in parallel to all other components. Thus, the source
vector b, can be updated each time step [k+1] as the following equation (3.21):
𝐺𝑥(𝑘 + 1) = 𝑏(𝑣(𝑘), 𝑖(𝑘), 𝐼 𝑛 (𝑘), 𝑉 𝑛 (𝑘), 𝑘) )

(3.21)

Considering G is constant in the LB-LMC method, the matrix inversion or LU
factorization can be performed offline, and only system solving is performed at every time
step [55]. The separation of solving nonlinear and linear components is presented in the
following section for the nodal decomposition approach for the observer model.

3.5.2 LB-LMC Model Decomposition for Parallel DC-DC Converters
Since the control scheme presented in this chapter discusses the need to account for
coupling system dynamics due to the parallel connection of multiple converters, the
complete system has to be partitioned so that each submodel provides local estimation.
With shared information from other subsystems, the partitioned model can consider other
converters' behavior.
The sequence of the decomposition method execution with a traditional solution
for the nodal decomposition can be simplified in the flow diagram presented in Figure 3.4.

51

Here is possible to observe that the network can be pulled apart and compute each
subsection. Once each conductance and current source vector are computed at the next
instant 𝑡 = 𝑡 + 𝑑𝑡 it needed to update all component contributions and current injections
and exchange of information to other nodes, highlighted in blue. Once all subnetwork
solution is collected 𝑥(𝑡 + 𝑑𝑡) solve the system states, and this sequence is repeated every
timestep.

Figure 3.4 Solution Flow for LB-LMC with Nodal Decomposition

The system discussed is a large PEBB-based power electronic system, and its
subsystems are submodels derived from the standard partitioning method applied alongside
the LB-LMC method [9]. Such individual sub-models are identical models of the whole
model to be controlled. Because the control algorithm mainly depends on the observer
model to deal with any system dynamics from the interconnected converters, the
decomposition method partition the parallel system into subsystems. Thus, the electrical
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circuit is divided, and the observer is built from each portion of such model. Each
subsystem can have a portion of the load and corresponding linear and non-linear
components of the converter that can be solved simultaneously within a single timestep.
Figure 3.5 presents on top of the complete model representation, which is the
parallel converters with multiple units. Such a large model is decomposed and presented
as the observer in the bottom center of the figure. The observer model has inputs
represented as 𝑈 component of 𝑛 unit and its output as 𝑌 of 𝑛, and its control signals enable
the model solver. The observer model receives control reference from the processor and
provides all state measurements such as current and voltages to be used in the control
algorithm. Measurement and states are sampled with the switching period and exchanged
with the control scheme. Simultaneously, the observer can provide and capture information
from the other decomposed subsystems through the 2D-Torus network to finally solve the
system.

Full Order
System
LB-LMC
Decomposition
Method

Observer Model

Multi-loop
Control
Scheme

block
control I/O

clock
x_out

u_component_input1
u_component_input2
u_component_input3
…
u_component_inputN

Solver Core
(HLS-RTL)
<real := fixed>

y_internal_solution1
y_internal_solution2
…
y_internal_solutionM

Other
Converter
Units

Figure 3.5 Observer Model through the Decomposed Method
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The electrical circuit from which the observer is derived is presented here in Figure
3.6. It shows five units interconnected in parallel to an expected resistive load. The load is
fractioned equally for each converter model and shadowed in the figure as decomposed
load. The total load is set to 16kWatt and divided into one-fifth for each converter in order
to build the decomposed model. The converter topology is a synchronous buck converter,
where the individual switching model is in the form 𝑋̇ = 𝐴𝑥 + 𝐵𝑢, where 𝑥 = [𝑉𝐶 𝑖𝐿 ].
Using first order explicit integration method for an equation that solves the systems is
presented as (3.22), where state equations to be solved in the LB-LMC are presented in
(3.23):
𝑥𝑎 = (𝐼 + 𝑑𝑡 ∗ 𝐴) ∗ 𝑥𝑎 + (𝑑𝑡 ∗ 𝐵) ∗ 𝑢𝑎

𝑥𝑎 (1) =

𝑣𝑐𝑖𝑝𝑎𝑠𝑡 𝑎 +

𝑆 ∗ 𝑣𝑐𝑖𝑝𝑎𝑠𝑡 𝑎
𝑆 ∗ 𝑖𝑙𝑝𝑎𝑠𝑡𝑎
𝑑𝑡
∗ (−
+ 𝑢1𝑎 −
)
𝐶𝐼
𝑅𝐼
𝐶𝐼

(3.22)

(3.23)

𝑑𝑡
𝑥𝑎 (2) = 𝑖𝑙𝑝𝑎𝑠𝑡 𝑎 + ∗ (𝑆 ∗ 𝑣𝑐𝑖𝑝𝑎𝑠𝑡 𝑎 − 𝑣𝑐𝑜𝑝𝑎𝑠𝑡 𝑎 − 𝑅1 ∗ 𝑖𝑙𝑝𝑎𝑠𝑡 𝑎 ) ,
𝐿

where 𝑢1𝑎 is the input current from the source, CI is the capacitor input, RI is the bleeding
resistor, 𝐿𝑆 and 𝐶𝑆 are passive filters, commonly used in power converter as passive filters
for eliminating distortion supplies. S is the state switch being one for switch one and zero
for switch two. The discretization time step is denoted as 𝑑𝑡 and the voltage source of every
converter is denoted as 𝑉𝑠,𝑖 .
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Figure 3.6 Parallel DC-DC Converter Test Model

Under the LB-LMC method, a final model is constructed as a large converter
interconnection. With large divisible systems, nodal decomposition is used and more
details about the method are detailed in work presented in [55] for decomposition. Thus,
the model under test is decomposed considering the circuit port node model and reflected
as a Norton equivalent circuit after partitioning the load, 𝑘𝑅𝐿 , for every subsystem having
n converters interconnected. As in Figure 3.4, five parallel subnetworks for the final test
case and CHIL demonstration are connected using the approach and embedded in the
FPGA architecture proposed for fast communication.
To present the basics of the decomposition method, Figure 3.7 shows a simple
example between two subsystems where a Norton port model equivalent to the other
subnetworks is connected to the other subsystem. Within each simulation time step
following mentioned scheme, each subnetwork provides to every other subnetwork its
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components’ source contributions in the form of a current source that is a linear
combination of the internal component’s source of such subnetwork.

Figure 3.7 Model Decomposition and Port Model Equivalent Two Units [56]

The Norton current named here as 𝐼𝑛𝑖𝑗 express the linear combination of all LBLMC component model sources of the converter subsystem; then, the equation that
represents the current contribution to other units is expressed as (3.24):
𝑀

𝐾

𝐼𝑛,𝑖𝑗 (𝑡) = ∑ 𝛾𝑛,𝑚 𝐼𝑚 (𝑡) + ∑ 𝜌𝑛,𝑘 𝑉𝑘 (𝑡)
𝑚=1

(3.24)

𝑘=1

where 𝛾𝑛,𝑚 is the current gain from port 𝑖 of the component, 𝑛 is the port index, and 𝑚-th
is the current source. 𝜌𝑖,𝑘 is the voltage gain from port 𝑖 of the component and 𝑚-th is the
voltage source. For the parallel connection of multiple units, the general Norton port model
reflected with respect to the 𝑖 𝑎𝑛𝑑 𝑗 nodes is shown in Figure 3.8.
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Figure 3.8 General Norton Port Model for Parallel Converters for Subsystem 1
Considering the advantages of model decomposition as in [56] and with the aid of
low latency and high control architecture, it is possible to propose a comprehensive system
that considers several interconnected units, which are theoretically solved as solving the
entire system. As mentioned earlier, a particular case of this work considers five units, and
it is presented in following Figure 3.9, where it is observed that at each of two output nodes
𝑖𝑗 for interconnection, an equivalent Norton port model is placed, here 𝑌𝑛𝑖𝑗 defines the
admittance and 𝐼𝑛𝑖𝑗 is the current contribution corresponding to the parallel subsystems.
The current contribution to the corresponding subnetwork is exchanged over the network
to solve the system as a monolithic system. Then, it is also possible to appreciate while
comparing Figure 3.8 and Figure 3.9 that all nonlinear components have been substituted
according to the LB-LMC method, including the states of the switched converter model
under test.
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Figure 3.9 Decomposed Power Electronic System under LB-LMC Method

3.6 Simulation Results for Distributed Control Scheme for Modular Converters
The investigated validation of the control scheme is presented in this section and
demonstrated within three simulation test cases. The power converter system is built of
one, three, and five DC-DC converters by connecting all units in parallel to evaluate system
dynamics, disturbance rejection, and model mismatches. The electrical characteristics of
the power system are presented in Table 3.1. The main DC bus is 400V, the load is a
resistive load of 16kW, and particularly for demonstration of this work, three dynamic
events for each test case are preset. First, consider 25% above the nominal load and
consecutively a step change by 15% below the nominal load. Last event, a disturbance in
the voltage reference is set to observe system response during transients due to input
perturbations. Later in the text, the scaled version up to five parallel converter modules is
presented in an FPGA-based CHIL implementation and described adequately in chapter
five.
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Table 3.1 Parameters of the Power System Test Cases
Parameter

Value

Nominal DC input

500V

Nominal DC output

400V

Nominal load

16 kW

Event 1- load

20 kW

Event 2- load

17.3 kW

Event 3- drop voltage (𝑽𝒓𝒆𝒇 )

2V droop

Switching Frequency (𝑭𝒔𝒘 )

100 kHz

Current Control Period (𝑻𝒄 )

10 µs

Voltage Control Period (𝑻𝒔𝒗 )

20 µs

Simulation Time Step (𝑻𝒔 )

50 ns

3.6.1 Test case 1
Test cases discussed here show results and analysis compared with an ideal case
against the designed LB-LMC observer-based model for a single unit or multi-unit system.
Such an ideal case is being considered as a based model for comparison, and its design was
developed in [49] but modified accordingly for DC converters. Simulation results
presented here demonstrated improvements using the research work architecture compared
to other methods. Advantages from results obtained are highlighted under discussion, and
the dynamics of the approach are shown in Figure 3.10.
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Figure 3.10 Test Case 1. Block Diagram Control Architecture

The test case is a DC-DC converter topology working in buck mode to provide a
regulated output voltage of 400V. Its main bus is a 500V DC bus. The control scheme is a
multi-loop predictive controller described previously with equations derived in section 3.2.
The outer loop is a voltage control loop with an observer used to compensate for
disturbances and to achieve voltage regulation. The inner control loop is also a deadbeat
controller to provide a fast current response; this control does not neglect the inductor series
resistance to precisely achieve the control set point. The LB-LMC model denoted as the
observer provides the estimated load current to the outer control loop to avoid having a
sensor in the load and compensating for disturbances. The simulations were performed
using MathWorks Simulink. The system simulation and the LB-LMC solve the power
converter system using a discrete simulation time step of 50ns. The LB-LMC method uses
Euler forward integration to solve the nonlinear portion of the system (converter); other
parts use the trapezoidal method. Detailed characteristics of the converter are the switching
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frequency set to 100 kHz, and the inner control loop has a control cycle of 𝑇𝐶 = 10𝜇𝑠, the
outer control loop control cycle is set twice the current controller as 𝑇𝑣 = 2𝑇𝑐 . The load is
a resistive load of 16kW.

Figure 3.11 Dynamic events for Single Converter
Figure 3.11 shows the capacitor voltage, output current, and total converter power
per unit for a nominal load of 16kW. The plot shows three events, two referring to load
variations and one more for a step-change in the voltage reference from 400 to 398 Volts.
It’s clear to see that the control based on the LB-LMC observer provides accurate voltage
regulation in response to step variations with very small transients. These results confirms
the validity of the previous analysis for a single unit considering observer-based multi-loop
control.
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(a)

(b)
Figure 3.12 Transient Response for Single Converter
Figure 3.12 compares an ideal model and the instantaneous measurement using the
LB-LMC observer model versus the control time step. The ideal model uses a Luemberger
observer and considers the first-order equation like (3.9) to estimate the output current.
Since Luemberger is the simplest observer model to consider for a single unit, we can
consider the ideal model to compare with the proposed method. The figures in light blue
show the voltage reference and control reference in dark blue. In red are the instantaneous
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voltage and current measurements when the LB-LMC model is used in the control scheme.
The ideal system is merely used for comparison purposes without affecting instantaneous
measurements of the converter model. In Figure 3.12(a), a load increment of 25% above
nominal is set. In Figure 3.12(b), the dynamic event is a step-change in the voltage
reference below the nominal 400V and is presented to observe control tracking and settling
time during transients. Reference is tracked after four times the voltage control cycle. On
both events, the control response is observed to settle near 20 cycles with a minimal error
below 1%, proving the design is tracking correctly and regulating according to the
specifications.

3.6.2 Test Case 2
In this test case, three power converter modules are parallel interconnected as
shown in Figure 3.13, here is seen in difference as test case 1, the monolithic LB-LMC
model is decomposed into three subsystems using the approach introduced in section 3.5.2.
and follow the diagram in Figure 3.4 to solve the model. Each LB-LMC observer model
solves its states by solving equations (3.21) and (3.22) for the converter part while the
transconductance is set for cable interconnection, and its Norton equivalent is reflected in
each subsystem for the corresponding network.
Figure 3.13 shows that each subsystem has the proposed control framework based
on derivations and discussion presented early in this chapter. For each subsystem, the LBLMC observer shares all measurements to the voltage controller and the model correction
module, where the error due to load variations is feedforwarded to track the voltage
reference properly.
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Figure 3.13 Test Case 2. Block Diagram Control Architecture

Each of the LB-LMC observer models has a proportion of the whole power system
and the reflected equivalent model of the other two subsystems, denoted in Figure 3.14 as
𝑌𝑖𝑗 and its current contribution from others and shared in the network. The equivalent
observer model is presented with the whole control scheme and the model correction. For
simulation and physical implementation, each Observer model shared information through
the network at every control period, Tc. In the simulation, a fixed delay is included to
represent the network communication while exchanging data information with other nodes.
The delay introduced is the control period, Tc. Current contribution is sent to other nodes
immediately after the node solution is obtained, considering that the communication offers
a round trip of sub-micro seconds.
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Figure 3.14 Decomposed Observer Models for Three Units

Results and discussion from three units, including the multi-loop controller, are
presented. In the following presented Figure 3.15, it is shown two dynamic events, the first
one is set to observe a control response to a load perturbation, and the second event is
placed a step-change in the input reference. From exact Figure 3.15 is possible to observe
that unit one dynamics diverge slightly from the other two units. This happens because the
model parameters are also slightly different from the others by approximately 10% in some
parameters, this can also help to observe the control robustness, and when not using the
improved load estimation, thus the voltage reference is a bit under the set point, 398V.
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Figure 3.15 Dynamic Events for Three Parallel Converters

Figure 3.16(a) and (b) show those events' zoom-in. The Control time response to
transients is reviewed and compared with the current control period to observe settling
time. This test considers equal sharing for all converters. The first event occurs at 0.05
seconds by placing an increment in the load 25% above of nominal value. The second event
occurs at 0.15seconds, where a step-change in the voltage reference is set to evaluate the
control tracking due to step voltages. In this test for multi-unit interconnection, it is
observed that the control tracking for the second event or step in the voltage reference is
not ideally reaching the reference. This difference is because the compensation in the
current considers only the inductor current measurements from the LB-LMC observer and
does not compensate for other disturbances such as capacitor current. To address issues
related for voltage variances in the control tracking, the improved model correction
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algorithm can improve it and care of this problem by also considering disturbance and
model mismatches compensation

(a)

(b)
Figure 3.16 Transient Response for Three Parallel Converters
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3.6.3 Test Case 3
This subsection discusses five parallel DC converter units with a closed-loop
deadbeat multiloop controller and observer-based model. From the LB-LMC method, each
subsystem is built from an observer-based model and sharing currents as it was presented
in test case 2, where each of the subsystems sends data to the outer loop controller and to
the model correction algorithm, then the control appropriately adjusts the control reference
for fast response and robustness. The control and communication architecture for
simulation is presented in Figure 3.17 below.
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Figure 3.17 Test Case 3. Block Diagram Control Architecture
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LB-LMC
Observer Model

cable

Figure 3.18 is presented the equivalent circuit for each observer and its network
interconnection to share current contributions to all other units. From the picture, in blue
is the the10Gbps network where all information is exchanged.

Figure 3.18 Decomposed Observer Models for Five Units

Observations regarding control dynamics and simulation results are shown in
Figure 3.19. According to the designed control architecture, the simulation of the
investigated test case demonstrates the correct consensus of the multiple subsystems, fast
response, and tracking error below 1%, and its control is not very susceptible to model
mismatches. Named figured shows similar three dynamic events as presented in previous
test case 2 to properly compare the control design and its improvements when the model
correction is added to the control law for robustness and proper reference tracking. Further
figures depict its formal comparison against time response and settling time.
The first event is a disturbance in the load. The perturbation is due to a step change
of 25% as an increment occurring at 0.05 seconds. The second event is also a perturbation
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in the load, but in this case, it changes from 50 to 45A. That means an increment in the
load from 125% to 112.5% over the nominal load. The last event is an input voltage
perturbation and plotted at 0.15 seconds. For this event, the input voltage reference is
perturbed from 400 V to 398V to observe the control dynamics and load compensation due
to input perturbations. Also, the figure shows that the nominal load is equally shared by
the five units, as seen in the bottom plot. Each power converter unit provides 20% of the
entire load.

Figure 3.19 Transient Response for Five Parallel Converters
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The following Figure 3.20 present a zoom-in of two of the three events. In (a), the
LB-LMC observer model approach is depicted in red and compared to the ideal case, the
Leuenberger estimator shown in equation (3.9). Here it is possible to appreciate that the
settling time is about 20 to 25 cycles for a switching converter module. The approach
presented in this research works guarantees a fast dynamic response to disturbances even
better and faster than some of the other deadbeat control algorithms, mainly because they
are not designed to interact with multiple interconnected units. In (b), it is presented that
the deadbeat controller is achieving a fast dynamic response to disturbance due to input
voltage transient and its current command being tracked within two delays, while the
output voltage reached zero steady-state error about 20 to 25 control cycles. Both plots
show the output capacitor voltage and inductor current of the converters.

Figure 3.20 Transient Response (a) First Event, (b) Third Event
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3.7 Conclusions
The proposed solution is based on predictive dead-beat control, which provides a
fast response and eliminates state variable errors in a fixed number of sampling periods.
Moreover, a disturbance observer is used to compensate for any source of errors, such as
dead times, parameter variations, and model mismatches. The observer is based on a realtime model distributed utilizing a co-simulation method to partition the model such that
each PEBB has a minimum sub-set consisting of that PEBB's circuit elements. Moreover,
the data exchange requirements of the co-simulation method reduce data communication
requirements to scale the distributed predictive control across the most extensive PEBBbased system. Finally, the observer solution is obtained in a finite time, solved within a
single switching period no matter the number of units, and its estate estimation is provided
to the control scheme leading to a fixed state estimation independent of system size.
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CHAPTER 4
STABILITY ANALYSIS
4.1 Introduction
For control design, the parameter sensitivity of the deadbeat controllers can be
analyzed to show that the proposed deadbeat control system can operate stably when the
converter parameters vary within the range allowed.
This chapter evaluates the stability analysis for inner and outer loop deadbeat
controllers for DC-DC converters according to the design presented in the earlier chapters.
Similarly, the approach is scaled to evaluate the interconnected multiple converters'
stability when using the LB-LMC method. These former cases are presented from their
simple analysis of up to five interconnected units in parallel. Finally, the stability limits of
the LB-LMC method must also be considered since it must be matched to control and
communication time steps.

4.2 Stability Analysis Overview
Predictive controllers with deadbeat responses are very sensitive to parameter
mismatches and other dynamics not considered in the model, leading to longer dynamic
responses and eventually instability.
In reference [57], the stability analysis is presented through eigenvalues of the
closed-loop system where the controller gains are evaluated based on the nominal value of
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the LC filter, while the dynamic system is evaluated with actual values of such filter. The
analysis assumes the inclusion of the voltage observer disturbance compensation, since
compensation for the computational delay and of the load current has been achieved using
a state observer and a disturbance observer, respectively.
Different solvers have been extensively studied for the stability analysis of
parallelization of transient simulation in the last two decades. Examples of these works that
have been used for power systems are presented in [55], [58], [59]. The former is studied
here and extended to analyze the stability of parallel power converters using LB-LMC
model decomposition. Two crucial issues deserve consideration when evaluating
transients' performance: accuracy and stability. These performance metrics are considered
in this section and assume that the numerical errors are affected by the numerical
integration method. Therefore, to guarantee the accuracy of the numerical integration, the
time step is selected to be small relative to the time constants presented in the signals.

4.3 Stability Analysis DC-DC Converters

The stability analysis conducted in this work for the DC-DC converters is divided
into three sections to facilitate its analysis and to understand the proposed control solution's
sensitivity to parameter mismatches and disturbances. The first section is the current
controller's analysis, and the second is the voltage controller, which also includes the
observer. At the voltage controller, the observer is bounded as disturbance, and its stability
analysis has to be considered independently due to its complexity. Thus, the last subsection
of the analysis presents the mathematical analysis for the observer, which is the LB-LMC
decomposed model.
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4.3.1 Single Delay Current Controller.
Regarding the current control, the discrete-time model of the inductor dynamics is
considered from equation (4.1). The duty cycle is determined to ensure that the current
reaches its references at the end of the following modulation period. The equation that
includes some disturbances can be derived from the deadbeat current control equation to
provide precise stability analysis.

𝑉𝑖𝑛 [𝑘] ∗ 𝑑[𝑘] = 𝑣𝑜 [𝑘] +

𝐿(𝑖𝑙𝑟𝑒𝑓 [𝑘] − 𝑖𝐿 [𝑘])
+ 𝑖̂𝐷 [𝑘],
𝑇𝑠

(4.1)

where 𝑖̂𝐷 [𝑘] should contain all disturbances. In the case of deadbeat estimation, the
estimation can be derived from

̂[𝑘] = [
𝑥

𝑖𝐿𝑐𝑡𝑟𝑙 [𝑘]
0 0] = 𝑥
̂[𝑘 − 1] + [1] 𝑖𝐿𝑟𝑒𝑓 [𝑘 − 1],
]=[
𝑖𝐷
0 1
0

(4.2)

where 𝑖𝐿𝑐𝑡𝑟𝑙 (𝑘)is the control reference, 𝑖𝐿𝑟𝑒𝑓 is the current reference from the voltage
controller. Then, using equation (4.2) and applying Z transform, the equation to include
disturbance can be specified as:

𝑖̂𝐷 [𝑘] = 𝑖𝐿 [𝑘] − 𝑧 −1 𝑖𝐿𝑟𝑒𝑓 [𝑘]

(4.3)

According to [60], the stability analysis for a non-delayed deadbeat controller is
derived from the current control. Conversely, for this work, the concept is extended and
derived for a single delayed current and voltage controller correspondingly. Due to the high
dynamic requirements, the control cycle needs to be very small so that the duty-cycle
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update must be performed in the same modulation period (if a delay is not considered) of
the inductor current sampling. By imposing that the current 𝑖𝐿 [k + 1] is equal to the current
reference 𝑖𝐿𝑟𝑒𝑓 [𝑘] at instant [k+1].
Therefore, considering solving equations (4.1) and (4.3) and the deadbeat control
law for the inductor current, we can obtain an extended state matrix as in equation (4.4).

1
𝐿
𝑇𝑠
𝐿
−
[ 𝑇𝑠

Φ= −

𝑇𝑠
𝐿

−

−1

2

1

After solving Φ and substituting 𝛽 =

𝑇𝑠
𝐿

(4.4)

0 ]

𝐿𝑚
𝐿

, where 𝛽 is the factor that accounts for the

parameter mismatch. Then, rearranging the equation, the stability analysis for the thirdorder equation that models the parameter mismatches in the inductor is presented in
equation (4.5).

(𝑍 ∗ 𝐼 − Φ) = 𝑑𝑒𝑛(𝜆 ∗ 𝐼 − Φ) = 𝑍 3 ± 3𝛽𝑍 ± 2𝛽

(4.5)

The stability of the current control can be observed with the closed-loop poles in
the pole-zero map of the z plane. A stability margin can be ensured with a reasonable
distance from the unity circle. Figure 4.1 reports the behavior of the closed-loop poles when
𝛽 parameters are varying from 0.3 to 1.3 and considering the following parameters:
L=670uH, C=900uF, Res=0, 𝑓𝑠𝑤 =100kHz. It is also highlighted that in actual
implementation, when 𝛽 is one, or the model matches, the poles are not exactly at the origin
as in deadbeat controllers since the predictive control is applied to a combination of system
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variables. It is also worth noting that stability is guaranteed even for a significant
underestimation of L. Severe underestimation also decreases the control bandwidth so that
a trade-off between robustness and speed response determines the control gain. Moreover,
when the output capacitor becomes small, the stability region decreases. Results show that
the system remains stable for practical implementation, where usually a reasonable
tolerance of ± 20% due to variation in the inductor can be handled by the controller.

Figure 4.1 Real and Imaginary Part of the Closed-Loop (β from -0.3 to 1.3)

4.3.2 Single Delay Voltage Controller.
In this case, the controlled current source is automatically regulated by an external
control loop driven by another dynamic variable in the system, such as the bus voltage
reference. The design and analysis of the voltage controller and robustness rely first on the
concept of narrow bandwidth controllers. In [49] narrow bandwidth controllers are an
approach that is based on the following consideration; for example, if examining the output
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voltage distortion problem, it is possible to realize there is no need to compensate all the
undesired harmonic components but a few that are enough to comply with the objective
and fast control of the fundamental harmonic component. Additionally, the control is
essentially a model-base and hence directly susceptible to parameter variations; therefore,
it is vital to perform a stability analysis to determine the effects of parameter mismatch at
the voltage control level.
In addition, the stability of a system is investigated through Z transformation and
using equations (3.5), (3.6), and including the load estimation equation (3.9). The
sensitivity of the control’s stability to errors, at least in the identification of parameters,
𝐶𝑚 , needs to be calculated. Thus, substituting the estimated load, 𝑖̂𝑙𝑜𝑎𝑑 into equation (3.5)
and rearranging (3.6) is possible to obtain the following two equations (4.6) and (4.7) for
voltage and current, respectively.

𝑉𝑜 [h + 1] = 𝑉𝑜 [ℎ] +

𝑇𝑠𝑣
𝐶𝑠

𝐶

(𝑖𝑜 [ℎ] + 𝑇𝑚 (𝑉𝑜 [ℎ] − 𝑉[ℎ − 1] −
𝑠𝑣

(4.6)

𝑖𝑙𝑜𝑎𝑑 [ℎ])+

𝐶

𝐼𝑜 [h + 1] = −𝐼𝑜 [ℎ] + 𝑇𝑚 (𝑉𝑜𝑟𝑒𝑓 [ℎ] − Vo [h]) −
𝑠𝑣

2𝐶𝑚
𝑇𝑠𝑣

(𝑉𝑜 [ℎ] −

(4.7)

𝑉𝑜 [ℎ − 1]) − 2𝑖𝑙𝑜𝑎𝑑 [ℎ − 1]+
Rearranging the terms and considering two new states being 𝑋1 [ℎ + 1] = 𝑉𝑜 and
𝑋2 [ℎ + 1] = 𝐼𝑜 is then possible to formulate the following differential equations (4.8) and
(4.9) for voltage and current, considering one step ahead in a matrix form.

X[h + 1] = Φv 𝑥[ℎ] + 𝑉𝑜𝑟𝑒𝑓 [ℎ]
𝑦[ℎ + 1] = 𝑉𝑜
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(4.8)

0
0
𝐶𝑚
Φv = − 𝐶
𝑠
2𝐶𝑚
[ 𝑇𝑠𝑣

0
0
𝑇𝑠𝑣
−
𝐶𝑠
2

1
0

𝐶𝑚
𝐶𝑠
3𝐶𝑚
−
𝑇𝑠𝑣

1+

0
0
1
𝑥1
0
𝑇𝑠𝑣 𝑥
2
0 𝑉𝑜𝑟𝑒𝑓
[
]
+
𝐶𝑠 𝑣𝑜
𝑐𝑚
𝑖𝑜
[𝑇𝑠𝑣 ]
−1
]

(4.9)

Assuming that [h+1] is the sampling instant including a delay and when 𝑇𝑠𝑣
corresponds to the voltage control period. Then, solving previous equations is possible to
find the appropriate transfer function according to (4.10).

𝐺𝑣 (𝑧) = −

𝐶𝑚 (𝑧 + 1)
𝐶
𝐶𝑚
𝐶𝑚
𝑧 3 − 𝐶𝑚 𝑧 2 − 3 (1 − 𝐶𝑠
) 𝑧 + 2 (1 − 𝐶𝑠
)
𝑠

(4.10)

If the control delay is included, which refers to this case, the closed-loop poles of
the voltage control contemplating the load estimation are presented. In Figure 4.2, the
closed loop pole-zero mapping shows stability when all poles are inside the unitary circle.
The pole-zero plane shows red when the capacitor values go to underestimated values. And
blue determines the capacitance overestimation from the nominal capacitor values. Similar
to the current control analysis, the outer loop's significant underestimation can cause
instability. However, the overestimation of the capacitance is more tolerated and can be set
at almost twice its nominal or calculated value. In the figure, poles are plotted every 0.1*Cs
in a 0.4Cs to 1.7Cs scale in the unitary circle. Afterward, it is found that errors in the range
of 20% for both the parameters, the capacitor, and inductor, do not cause severe stability
problems in any load condition. Moreover, the system is more robust to underestimations
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than to overestimations in terms of the inductor filter parameters but more robust when
mismatches in the capacitor are present.

Figure 4.2 Real and Imaginary part of the Closed-Loop (Cm from -0.3 to 1.7)

4.4 Stability Analysis LB-LMC Subsystem Models

It is assumed that the proposed decomposed model of the complete parallel fiveunit converter system is stable, and equivalent monolithic version exchange contribution
data among the subsystems are completed within one simulation time step. However, once
the system is decomposed and using the selected control period as a simulation step, such
data exchange cannot be performed at such a small-time step on the proposed platform.
This inability is from the models being distributed across physical devices and where
complete data exchange can not be completed due to the communications speed between
devices. In this work, the latency obtained for a data packet of 320 bits on each packet sits
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for a round trip of 4µs approximately in a 5x5 matrix, preventing model exchanges from
being completed in one control period as such stability of the LB-LMC model is impacted
by the induced extra unit delay required for the exchange.
For the stability analysis of the applied LB-LMC model, it is assumed that each
part of the system under test is modeled in a state-space framework. For the linear and
nonlinear components of the network presented in Figure 4.3, the blue section, 𝑋(𝑘 + 1),
they are computed using the resistive companion for its linearization. The system
linearization is made with an implicit method, while the converter model is discretized
using an explicit method, in which no iterations are required during the same time step so
that the execution time can be fully predicted. Those are denoted in red in both figures.
Then the converter dynamics are described by a separate set of state equations, which are
discretized with a more inexpensive method such as the Euler-forward.
The converter, in this case, is depicted from its average current injections as 𝜑1 and
𝜑2 for input and output contribution for a single converter and its respective contributions
when more converters are interconnected.

Figure 4.3 Stability Test Case for Single Converter Model Using LB-LMC Method
To implement the stability analysis for parallel power converter systems, we can
separate the module into two sections: its initially connected source as the input bus and
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the vector of the news sources, the converter source. First, the model is decomposed into
explicit and implicit parts. Thus, it is possible to obtain a proper observer model so that it
can be implemented in the designed digital platform. In Figure 4.4, the block diagram
shows how the model solves the state solution and node solutions to interact with its
neighbors, the converter sub-models, to obtain the solution in real-time.

Figure 4.4 Block Diagram of the Observer Model with Implicit and Explicit Parts

4.4.1 Stability Analysis for single LB-LMC Models
The mathematical derivation of the stability analysis for a single unit follows the
next equations showing the converter state-space equations and their network connection
analysis. Equation (4.11) presents it as the averaged converter model, and (4.12) is the
current contribution to the network.
The state-space equation for the converter model is in the form of 𝑋𝑛 (𝑘 + 1) =
𝐴𝑛 𝑥 + 𝐵𝑈𝑛 + 𝐵𝑧 𝑍, and its source vector is defined as 𝜑(𝑘 + 1) = 𝐶𝑛 𝑥𝑛
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𝑉𝐶𝐼̇ 𝑎𝑛11
𝑋𝑛 (𝑘 + 1) = [ ̇ ] [ 𝑎
𝑛21
𝐼𝐿

𝑎𝑛12 𝑉𝐶𝐼
𝑎𝑛22 ] [ 𝑖𝐿 ]

𝑅𝑏𝑙𝑒𝑒𝑑
0
+ [𝑅𝑖 𝐶𝑖 (𝑅𝑏𝑙𝑒𝑒𝑑 + 𝑅𝑆1 )] 𝑉𝑆 + [−1] 𝑉𝐶𝑂
𝐿
0
𝜑(𝑘 + 1) = [0 1] [

𝑉𝐶𝐼
]
𝑖𝐿

(4.11)

(4.12)

where the capacitor voltage at the input and the inductor current is the states of the system,
such as; 𝑉𝐶𝐼 and 𝐼𝐿 , respectively. Its output source is denoted as 𝜑 for the corresponding
time instant.
The analysis of the network contribution 𝑋(𝑘 + 1) according to Figure 4.3, can be
derived as presented in equation (4.13), and its source vector can be estimated by solving
equation (4.14). More details about this method for simple RC model derivation can be
found in [55]. However, here the method is extended to a larger power system model.
The state-space equation for the network is in the form of 𝑋(𝑘 + 1) = 𝐴𝑥 + 𝐵𝑉𝑆 +
𝐵𝜑 𝜑, and the source vector is defined as 𝑍(𝑘 + 1)= 𝐶𝑉𝑐 + 𝐷𝑉𝑆 + 𝐷𝜑 𝜑
1
−

̇
𝑉𝐶𝑜
𝑋(𝑘 + 1) = [ ̇ ] = [
𝐼𝐿𝑐𝑏

−1

𝐶𝑂 𝑅𝑏𝑙𝑒𝑒𝑑
1
𝐿𝑐𝑏

−

𝐶𝑂
𝑉𝐶𝑜
]
𝑅𝑐𝑏1 + 𝑅𝐿𝑜𝑎𝑑 ] [𝑖
𝐿𝑐𝑏

𝐿𝑐𝑏

(4.13)

1
0 [𝑉 ]
+ [ ] 𝑆 + [𝐶𝑂 ] [𝜑]
0
0

𝑍(𝑘 + 1) = [1 0] [

𝑉𝐶𝑜
0
0
] + [ ] [𝑉𝑆 ] + [ ] [𝜑]
𝑖𝐿𝑐𝑏
0
0
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(4.14)

A state-space representation of the two subsystems was formulated to study the
stability and its simulation as a time step function. The converter is discretized using Euler
forward method, while the nodal solution is solved using the trapezoidal rule. It is also
stated that using different integration methods for the explicit part can improve the solution
and be more accurate in determining the stability limits. Recently, on the other hand, the
higher order method such as explicit Runge-Kutta (RK) have also been used to obtain
higher-order accurate transient solutions with far larger stability regions than other explicit
methods [61].
The solution of the observer model considers the current exchange with a similar
time step to the communication which is 𝑇𝑐 = 10𝑢𝑠. Equations (4.11) to (4.14) represent
the state space observer model for its linear and nonlinear parts, and the converter
parameter is shown in Table 4.1. Then, stability analysis can be conducted by solving the
system presented in Figure 4.5.

Xn(k+1)

Rs1

Ri
VCO

Vs1

RL
Rbleed

L

X(k+1)

Rcb1 Lcb1

CI
Rbleed

Co

RLoad

Figure 4.5 State Equations of Observer Model for Stability Analysis

The extended state space in matrix form can be used to perform stability of the
observer model by solving the large model from the equations
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𝐴𝑓21
]
𝐴𝑓22

(4.15)

[𝐵𝜑 ] ∙ [𝐶𝑛 ] ∙ [𝐵𝑛2𝑥1 ]
]
[𝐵𝑛 ]

(4.16)

𝐴𝑓𝑢𝑙𝑙 = [
[𝐵]
𝐵𝑓𝑢𝑙𝑙1 = [
0

𝐴𝑓11
𝐴𝑓12

[𝐵 ] ∙ [𝐶𝑛 ] ∙ [𝐵𝑍 ][𝐷]
𝐵𝑓𝑢𝑙𝑙2 = [ 𝜑
]
[𝐵𝑍 ][𝐷]

(4.17)

where the matrices of the extended matrix 𝐴𝑓𝑢𝑙𝑙 are; 𝐴𝑓11 = [𝐴] + [𝐵𝜑 ] ∙ [𝐶𝑛 ] ∙ [𝐵𝑍 ] ∙ [𝐶],
𝐴𝑓21 = [𝐵𝜑 ] + [𝐶𝑛 ] ∙ [𝐴𝑛 ] + [𝐵𝜑 ] ∙ [𝐶𝑛 ] ∙ [𝐵𝑍 ] ∙ [𝐷𝜑 ], 𝐴𝑓12 [𝐵𝑍 ] ∙ [𝐶], and 𝐴𝑓22 = [𝐴𝑛 ] +
[𝐵𝑍 ] ∙ [𝐷𝜑 ] ∙ [𝐶𝑛 ]
Figure 4.6 and Figure 4.7 show it is possible to observe the proper system solution
at a small step while it is assumed that its current contributions are exchanged within the
same simulation time step. The explicit solution is named here as the SS solution. And the
Nodal Solution, which solves the rest of the network, is considered the implicit
discretization, named from here and then as the implicit part. The figure shows that the
blue system (left) depicts the capacitor voltages for input and output voltages, whose
nominal values are 400V and500V, respectively. In red (right) is presented the inductor
current contribution of the converter for a nominal current of 40A and the current flowing
in the cable to the load also near the 40A because small losses are considered.
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Figure 4.6 Stability Test Case Results (dt=50ns): (a) capacitor voltage and inductor
current (b) network inductor current and output capacitor voltage

To verify if the system remains stable for a different discretization time step, a test
is being made for simulation times over 18.2µs. demonstrating the calculated values for
instability corresponds to the simulation result showing the system is unstable, as seen in
Figure 4.7

Figure 4.7 Stability Test Case Results (dt=18.2µs): (a) capacitor voltage and inductor
current (b) network inductor current and output capacitor voltage
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Table 4.1 Stability Test Case Parameters
Component

Value

Capacitor Input (Vci)
Capacitor Output (Vco)
Inductor Converter leg L)
Bleeding Resistor (RBleed)
Input series resistor (Rs)
Network Inductor (Lcb)
Network Resistor (Rcb)
Load Resistor (RL)
Characteristic equitation

900µF
900µF
670µH
10kohms
0.1 ohms
67µH
0.2 ohms
10 ohms
𝑧 4 − 0.82245𝑧 3 − 1.1767𝑧 2 + 0.84143𝑧 + 0.15905

To identify the stability limit regarding different time steps, the circuit previously
described in Figure 4.3 is analyzed. Repeating the simulation, but with a variation of timesteps is performed considering that every iteration has a resolution of 100ns and the
eigenvalues of the matrix ɸ𝑓𝑢𝑙𝑙 are computed. The maximum time allowed before instability
is 18.2µs, for which all the eigenvalues have magnitude within the unitary circle. This
allowed maximum time permits the design to perform current contributions between
decomposed subsystems on times below the instability, ≤18µs.

ɸ𝑓𝑢𝑙𝑙 = [

A + Bφ ∙ Cn ∙ Bz ∙ C
Bz ∙ C

Bφ ∙ Cn ∙ An + Bφ ∙ Cn ∙ Bz ∙ Dφ ∙ Cn
]
An + Bz ∙ Dφ ∙ Cn

(4.18)

4.4.2 Stability Analysis for three LB-LMC Models
Figure 4.8 it is shown the test case for stability for multiple converter modules. like
in single converter analysis, the three-unit test case is solved by analyzing the state-space
equations of the full matrix ɸ𝑓𝑢𝑙𝑙

representing the subsystem models and their

corresponding current contributions. Here the network that interconnects the three
converters is shown in blue, which is solved with the resistive companion method. The
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converter solution is considered independently as in a single test case and is seen in the red
figure. For a complete analysis, the converter section solves the augmented matrix
considering the dynamics of the three interconnected systems, and it is presented in
equations (4.19) and (4.20).

Figure 4.8 Stability Test Case for Parallel Converters Model Using LB-LMC Method

The format of the network matrix and its source vector for such an augmented
system which can be extended to 𝑛 converter is as 𝑋(𝑘 + 1) = 𝐴123 𝑥 + 𝐵123 𝑉𝑆123 +
𝐵𝜑 𝜑123 , and the source vector is defined as 𝑍(𝑘 + 1)= 𝐶123 𝑉𝑐 + 𝐷123 𝑉𝑆123 + 𝐷𝜑 𝜑123.

𝑉𝐶𝑂1
̇
𝐼𝐿𝐶𝐵1
̇

𝑋(𝑘 + 1) =

𝑉𝐶𝑂2
̇
𝐼𝐿𝐶𝐵2
̇
𝑉𝐶𝑂3
̇

[𝐼𝐿𝐶𝐵3̇ ]

= [𝐴123 ]

𝑉𝐶𝑂1

1

𝐼𝐿𝐶𝐵1

𝐶𝑜1

𝑉𝐶𝑂2
𝐼𝐿𝐶𝐵2

0

1

+

0

𝑉𝐶𝑂3

[𝐼𝐿𝐶𝐵3 ]

0

𝐶𝑜2

0
1

[

0

88

0

𝐶𝑜3 ]

[𝜑1 𝜑2 𝜑3 ]

(4.19)

𝑍1
1
[𝑍2 ] = [0
𝑍3
0

𝑉𝐶𝑂1
𝐼𝐿𝐶𝐵1
0 0 𝑉
𝐶𝑂2
+ [0]𝑉𝑆
0 0] 𝐼
𝐿𝐶𝐵2
1 0
𝑉𝐶𝑂3
[𝐼𝐿𝐶𝐵3 ]

0 0 0
0 1 0
0 0 0

(4.20)

+ [0][𝜑1 𝜑2 𝜑3 ]
Here it is assumed that each converter individually contributes as a single controlled
current source, and its unique coupling point exists at the network interconnection as in
𝑋(𝑘 + 1). Equations (4.21) and (4.22) show the states and the vector. Where 𝐴𝑛𝑖 are the
state matrix, and 𝐵𝑖 , and 𝐵𝑧𝑖 are the two current vectors. Here the subscript 𝑖 denotes each
converter unit.
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0
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0 ] [𝑉𝑐𝑜2 ]
𝐵𝑧𝑖+1

𝐶𝑛𝑖
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𝑉𝑐𝑜3

0
𝐶𝑛𝑖+1
0

0
0 ] 𝑥𝑛 123

(4.22)

𝐶𝑛𝑖+2

The pole-zero map for the three converter models parallel-connected is shown in
Figure 4.9. the figure shows the pole-zero mapping for each transfer function. The relevant
transfer function for this analysis for every converter is presented, which relates the input
capacitor voltage to the output capacitor voltage of the entire system. In the plots, the
system becomes unstable for values above 18.1µs, which corresponds closely to the
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analysis presented before for a single unit. Thus, it is worth mentioning that the method
shows promising results and can be used for more extensive converter interconnection.

Figure 4.9 Zero-Pole Mapping for Three LB-LMC Models

4.5 Conclusions
Stability analysis is performed using the discrete-time state-space equations of the
third-order systems, given by the actual converter inductance and the estimator for the
current control. Similarly, solving the system of the voltage controller considering the
observer. The computational delay and model correction has been achieved by employing
the multiloop and a disturbance observer, respectively. Thus, the proposed robust control
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considers disturbances and minimizes the control sensitivity to model uncertainties,
parameter mismatches, and noise on sensed variables. The second part of the analysis
presented the stability of the multirate execution. The analysis of the LB-LMC subsystem
model indicates that the model can be unstable after 18µs. To allow data exchange among
the decomposed converter models, it has to be close to the synchronization from the control
period set for 10µs.
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CHAPTER 5
FPGA IMPLEMENTATION AND CHIL TESTBED
5.1 Introduction
The following subsections discuss the design and implementation of the hardware
validation for the investigated control framework. The digital predictive control scheme
and converter emulator development are evaluated and explained before discussing an
implementation using Control Hardware-in-the-loop (CHIL) and real-time simulation
techniques. CHIL setup allowed to directly validate the physical controller as a step before
the need for any real power converter implementation. With CHIL, various controllers such
as power electronic control boards can be tested in a simulated, closed-loop environment
which allows the reproduction of highly dynamic and transient power system phenomena
under real-time constraints.

5.2 CHIL overview
This subsection presents the overview configuration and setup for the control
scheme’s CHIL testbed. Figure 5.1 presents the digital predictive control scheme
programmed to the controller boards and the designs of single and multi-unit DC-DC
converters programmed in the Xilinx VCU118 FPGA emulator board. The emulated DCDC paralleled converters are directly connected with the controller boards through the
proposed control architecture for the 2D-Torus. Each board in the 3x3 matrix has the
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proposed novel control method as a predictive deadbeat multiloop control scheme, the
observer, and model correction modules. On the powers system side, all interconnected
DC-DC PEBB-based converters are programmed in the single FPGA emulator board and
contain five converters, as denoted on the right side of the figure.
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Figure 5.1 CHIL Overview

Figure 5.2 shows the elements configured for the FPGA-based CHIL system, and
it is divided into several elements: the controller, the interfaces and peripherals for data
acquisition, and the application section. The controller portion per KC705 board provides
four links to intercommunicate with other controllers through an FMC optical transceiver
adapter with four-gigabyte transceivers and one more link for the converter connection.
The converter system emulator embedded in the VCU118 board contains five simulated
DC-DC converter modules individually connected to a high-speed link to the
corresponding control board. The large model and decomposed method presented in
previous chapters support that each submodule can properly share information among the
control boards to regulate the output system. The converter emulator utilizes a digital to
analog converter (DAC) for data acquisition and user presentation of real-time simulated
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measurements. Nine controllers and one emulator are used for the large hardware
demonstration on the CHIL testbed. The applications demonstrated on the testbed show the
control design operating in practice.
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Figure 5.2 Basic Elements of FPGA-based CHIL System

5.2.1 Converter System Emulator Implementation
A block diagram in Figure 5.3 generally describes the components configured in
the emulator FPGA design. The configuration includes the Register Transfer Level (RTL)
based IP cores developed and created using the VIVADO HLS tool. Those RTL blocks
constitute the DC-DC converter modules (model solver), the five-unit PWM controller,
and the data type conversion for IEEE-754 single precision to a fixed point and vice-versa.
The emulator provides five 64/66b Aurora IP cores for communication with the controller.
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Finally, data acquisition is enabled by the use of a DAC interconnection to two DAC
modules connected (TI-DAC34H84) via FMC connectors on the VCU118 board of the
emulator.

Figure 5.3 FPGA Ultra Scale Top Level Design and DAC Interface

5.2.1.1 Single Converter unit Vivado Implementation
While the control board design is the same for one or multiple converter units, the
one that varies with the number of converters is the converter emulator board. Figure 5.4
presents the emulator block diagram for the single converter test case. In such a figure, the
essential blocks are labeled that play a vital role in the communication and simulation of
the converter modules. The HLS model is the simulation engine or RTL model that
emulates the single DC-DC converter. The clock domain crossing (CDC) adapts data
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transfers between different clock domains, such as the emulation and communication
domains that are 50ns and 8.2ns, respectively.

Figure 5.4 Vivado IP Block Design Single Converter

5.2.1.2 Multiple Converter unit Vivado Implementation
The IP integration of the multi-unit converter case is shown in Figure 5.5, and the
diagram presents the five converter levels exported to an RTL block on the left. The
converter model includes five switching controllers or PWM modules for its five
corresponding converters. Like the single unit, each converter is interfaced with its
individual CDC module to capture data from the control board or send the sampled
measurements since it must cross between different clock references. On the right are the
Aurora blocks and the DAC interfaces to present the data acquired in the scope.
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Figure 5.5 Vivado IP Block Design Multi-Converters

5.2.2 Controller Implementation
Figure 5.6 presents the top-level design and communication interfaces for the
controllers. The LBLMC decomposed (observer) model is similarly developed and created
using the VIVADO HLS tool. An on-chip interface is made to interface with the processor,
which connects the observer to the BRAM. The interface to BRAM enables the router to
have access to the observer measurements. Through the router, the processor can also set
the control reference to the observer and create the message to send the same reference to
the converter emulator. In order to send the data to other units, an Aurora IP block is used
to link to the converter and to other controller boards. Since data must cross different clock
domains, a custom IP block does the clock domain crossing (CDC). The CDC performs
data transfer from slow to fast clocks and vice-versa with a latency of two cycles for reading
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and writing concerning the corresponding clocks. Similar latency for both ends must be
considered depending on the clock frequency, either fast or slow clocks.

Figure 5.6 FPGA Kintex Top Level Design and Communication Interface

5.2.3 Emulator and Observer Solver Implementations
Figure 5.7 shows the block diagram for the essential parts of the observer module
and its connection to the rest of the communication platform discussed in Chapter 2. The
observer module’s explicit part is real-time solved with a short time step (50ns) for a stable
solution. While the implicit part, which includes the information from another networked
controller, is being solved at the communication time-step or control time step. According
to the stability analysis in chapter 4, this time cannot exceed 1.8Tc, or in other words, less
than double the control period to stay in the stability region.
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Figure 5.7 Overview of Observer Module

Shown in Figure 5.8 is the process flow diagram for developing a real-time solver
in both models; the observer-based model is embedded in the controllers, and the parallel
converters system is embedded into the emulator board.

Figure 5.8 RTL Process Flow Diagram

The process flow describes the implementation of a real-time solver for two models.
The first is the extensive system with five parallel converters interconnected to an expected
load through an LC cable network and the decomposed model for the controller that
includes a single unit with its corresponding current contributions, as stated in chapter 3.
The construction of the model solvers is aided by the ORTiS Solver Codegen tool [62].
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The generated LBLMC solvers produced by the ORTiS tool are defined as C++ functions
custom-tailored for the corresponding model and compiled, and later are high-level
synthesized (HLS) via Xilinx Vivado HLS into RTL HDL descriptions implemented for
RT FPGA execution. Before deployment, the solver models are simulated and tested using
C++/RTL cosimulation in C++ test benches with Vivado HLS, using the HDL version of
the solver to verify correct and complete functionality. Further subsections of this text
present the simulations of two scenarios for single and multi-unit systems to support realtime models' implementation and high fidelity.

5.3 Laboratory Setup
This subsection presents the laboratory setup to perform the investigated method
for modular converters in a CHIL platform, validating the simulations presented in
previous sections and following the proposed control approach for DC-based power
distribution systems.
Figure 5.9 presents the CHIL testbed laboratory setup, which incorporates FPGA
network interconnection and data analysis interfaces, such as; through monitoring and
debug interface. Simulation and programming/debugging can be set in the host computer.
The right side of the picture shows that the platform consists of nine boards interconnected
in a 2D-Torus topology. As discussed earlier, the four-channel communication is labeled
with the 10Gbps for the Aurora links. The fifth link enables the native SFP/optical
connection to interconnect with the emulator board. At the bottom left, the VCU118
emulator board interfaces to the DAC modules for eight analog channels to the
oscilloscope. Real-time measurement data is captured within the scope of the emulated
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converters. The design also provides digital signals to monitor timing control operations.
A Vivado program/debug hardware manager software tool connects to each control board
(KC705) using a JTAG interface from the host computer for post-deployment emulation
and simulation setup of the control or emulated converter behavior. The JTAG interface
enables the ability to read in-logic data while CHIL runs or emulates conditions under real
operation. Virtual input and outputs to the direct control actions or sequences in the system
design can be set through this interface.

Figure 5.9 Laboratory Setup for CHIL Test and Evaluation

5.3.1 Real-time Data Acquisition
The data acquisition from the controllers and emulator is performed in two ways;
using non-real-time 1 Gb/s Ethernet networking via FPGA IP core and Digital to Analog
Converter (DAC) for the oscilloscope. First, the Ethernet MAC IP core is programmed to
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have a connection through Direct Memory Access (DMA) using the lightweight internet
protocol (LwIP) and configured in the processor for UDP/IP protocol [43]. Second, analog
measurements, the DAC module for data acquisition has four-channel digital/analog
converters each and is connected to the emulator. The DAC modules are evaluation boards
based on a Texas Instruments DAC34H84 16-bit four-channel DAC chip. The digital
signals for conversion are read directly from the emulator by the DAC as two-channel 32bit parallel bus signals that are interleaved into two-channel 16-bit bus internally using
Double Data Rate (DDR) approach. The output analog signals can be used to read
instantaneous measurements via an oscilloscope.
Figure 5.10 shows the DDR blocks that interleave two 16-bit inputs (2-channel 32bit) into a single 2-channel 16-bit bus with DDR (the first channel sent on a rising clock
edge, the second channel sent on the falling edge of the clock). The DAC can clock the
data into itself, the data using a zero-degree phase shift, by a clock that is 90 degrees shifted.
The clock generator block takes the clock input from the DAC and produces the 90-degree
clock that is sent back to the DAC. Also, the signals to/from the DAC are differential (P/N)
signals for noise rejection. The DDR and clock blocks convert between external differential
and internal single-ended forms.
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Figure 5.10 Elaborated Schematic of TI-DAC
The DAC module's physical connection to the VCU118 FPGA board is presented
in Figure 5.11. Once the IP blocks for DAC modules are created, its instantiation to enable
two DAC occurrences only requires the parameter definitions inside the Vivado tool, which
enables the FMC and FMCP connectors. The emulator FPGA board is shown on the left
side, and on the right are the DAC modules connected to the FPGA board's FMC(P)
connector.

FPGA-UltraScale+
Converters Emulator

DAC3484
Evaluation
Module

Figure 5.11 DAC Interface through FMC Connector
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5.4 CHIL Test Scenarios
Demonstration and validation of the presented innovative control framework for
distributed DC-DC power electronic converters interconnected in parallel are presented in
this subsection with two main scenarios. For a single converter and multi-unit, both are
controlled by the observer-based distributed multiloop control from the high-speed
network design.

5.4.1 Single Converter Unit Case
In this test case, the control framework is tested similarly to the one presented in
chapter 3. Additionally, a different topology for a modular converter is used to validate the
method. Both converter configurations are shown in Figure 5.12 and work as a step-down
converter from 500V to 400V DC.

Figure 5.12 Converter Topologies. a) Synchronous Buck and b) Modular Multilevel Buck
Converters

The former configuration and its equivalent LB-LMC model and detailed
calculations are shown in appendix A. In this test case, the plant to control is the same,
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and the control algorithm follows the model-based design previously demonstrated. The
converter parameters of this design are presented in Table 3.1, which has all parameters of
the power system test cases.

5.4.1.1 Simulation Results for Single Converter Open Loop
The system accuracy and resolution of using a small-time step model are presented
here. A single converter model is simulated from the RTL design in C++, then evaluated
with the real-time implementation on the FPGA and presented in scope waveforms. The
output results from the simulation and implementation can show the system's fidelity from
a system that does not have influence from the control action, instead operating in an openloop setup. The converter receives the fixed reference from a control board with a
normalized duty cycle of 0.5. The converter waveforms in Figure 5.13 represents the C++
simulation results. From the left upper corner is the input capacitor voltage with a nominal
value of 500 VDC, then at the right upper side is the load voltage of about 233.5 with a
0.4V peak to peak ripple. The waveform shows close to the six amperes peak to peak from
a calculated inductor current ripple. Compared with the exported model and implemented
in the FPGA, as seen in Figure 5.14, the implementation guarantees the equations and tool
are correctly applied for the exported power electronic converter model, and its converter
solver is valid for CHIL validation.
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Figure 5.13 C++ Simulation Output Waveforms

The real-time simulation in FPGA shown in Figure 5.14 presents the output
measurements from the real-time converter emulator and comparing both offline
simulation and real-time shows quite similar results for the four measured converter state
variables: the input capacitor voltage, the voltage of the load, inductor current for the
converter, and current contribution to the load

Figure 5.14 Real-Time Simulation Results for Single Converter in Open Loop
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5.4.1.2 Communication Test
To assure correct control references based on the synchronization signals and
sampling frequency of 100kHz for the high switching converter modules, a validation
timing test is handled and presented in Figure 5.15. The left side of the figure magnifies
those signals for capturing the packet sending and receiving at both boards. In light blue is
when the emulator board sends measurements to the controller board, showing that it takes
less than 0.5µs to be captured at the control board. At the same time, the emulator can
receive control references after the control law is processed in the control board’s
microprocessor plus 0.4µs to process that reference and apply it to the corresponding
converter unit. In the right waveform, the screen can see the time the microprocessor takes
to read data from the BRAM into the router, execute the control law, and send back such
reference to the converter emulator board. This whole sequence is measured, and about
3.8µs are required to set proper control reference, considering our entire control period
should be less than the switching time for this case is set to10µs. And the packet transmitted
to verify time is configured similarly to the actual control implementation with a length of
320 bits
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Figure 5.15 Control Timing Test

5.4.1.3 Offline and RT Simulation Results for Single Converter closed loop
Let us consider a case with similar parameters as the ones presented in chapter 3,
test case 1. The closed-loop implementation is the investigated method, and the multi-loop
observer-based predictive controller and results are presented in this subsection. The test
case is performed with the distributed controller connected through the communication
network in a one-to-one FPGA link. For analysis of the controller, a perturbation in the
load is programmed, allowing a step change of 5A. Observations are captured through the
scope (MSO50 350Mhz), presented in Figure 5.16, and later post-processed using
MATLAB and shown in Figure 5.17.
In Figure 5.16, channel 1 is the input capacitor voltage with an average value of
500V. Channel 2 provides the output capacitor voltage with 400V nominals, channel 3
presents the branch inductor current of the converter with a nominal current equal to 40A,
and channel 4 presents the load current.
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5A

Figure 5.16 Real-Time Results for Single Converter Closed Loop

A the bottom of Figure 5.16 is possible to observe a group of signals in white: one
is the captured packet when it arrives at the router, and the last at the bottom is the signal
that indicates when the packet is post-processed by the soft-processor and sends back to
the converter model. The two signals estimate the time the control takes to settle due to the
programmed perturbation. The time between the signals is the control period, 10µs,
permitting us to calculate that the controller regulates the output bus voltage to the
reference point of 400VDC within 12 to 16 control cycles.
Post-process data is presented in Figure 5.17 and Figure 5.18. for data acquired
through the scope and the other waveform are the simulation results, respectively. For both
waveforms, the measurements shown are the input voltage, the inductor current, load
voltage, output current for a single event, and a perturbation to the load.
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Figure 5.17 Post-Process Real-Time Simulation Results Single Converter Closed Loop

Figure 5.18 Simulation Results for Single Converter Closed Loop

Below, Figure 5.19 shows the load voltage comparison of the simulation and the
sampled scope measurements. It is observed from the waveform that the system behaves
as it was expected and is very closed to the one in simulation. Thus, simulation can have
the maximum similarity with the board test. Results also show that the control responds
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fast and within deterministic control periods for current and voltage regulation.
Correspondingly, the implemented and simulated converter system are close to the
reference value with an error margin below 1%.

Figure 5.19 Disturbance Perturbation at the Output Voltage

5.4.2 Multi-unit Converter Case
The parallel converter model for this test case is similar to the one defined in chapter
3, section 3.6.4. A model solver for multiple synchronous buck converters paralleled
connected with a lumped load is embedded in the emulator board, exported from the ORTiS
codegen and Vivado HLS tools. Each converter module is set to be a 20kW power rating
maximum. Its architecture for the test is depicted in Figure 5.20, where it is possible to
appreciate the interconnection between the control boards and the hardware emulation. The
five converters are emulated with a small time step, 50ns, for a switching frequency
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commonly used for SiC devices, 100kHz. The control synchronization is dictated by the
PWM and sent with the communication packet to synchronize the board that includes the
controller and observer models.
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Figure 5.20 Distributed Control Scheme for Five Converters

5.4.2.1 Simulation Results for Multiple Converter Open Loop
A multiple converter model is simulated from the RTL design with C++
implementation, then evaluated with the real-time application on the FPGA and presented
in scope waveforms. The output results from the simulation and implementation can show
the system's fidelity from a system that runs without the control action instead or is
operating in an open-loop setup. The converter emulators receive a fixed reference from a
control board to create a step change of 2A in the nominal load (40A) at 0.5seconds. The
converter waveforms in Figure 5.21 are post-process data acquired from the analog outputs
to the oscilloscope.
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Figure 5.21Post-Process Real-Time Simulation Results Multiple Converters Open Loop

Figure 5.22 Real-Time Simulation Results for Multiple Converters Open Loop

The real-time results for muti converters in an open loop that are presented in Figure
5.22 show quite similar results on the four measured converter state variables of each
converter unit: the input capacitor voltage, the voltage of the load, inductor current for the
converter, and current contribution to the load, in comparison with the simulation results.
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Also, from the figure, channels 5 to 7 show the capacitor voltage of units 2, 3, and 4,
respectively.

5.4.2.2 Observer Module interface and Real-Time Results
The data from the observers is information regarding the converter states to be used
in control as estimated measurements. Once the controller board writes the control
reference in BRAM, then data is read and transmitted by the router. The information can
go back and forward from the observer model using the custom interface that deals with
the asynchronous clock reference. Since the observer module runs with a clock of 20Mhz
and the router has a clock reference of 156.25Mhz. A CDC interface is implemented
between the router and is also used to solve the problem of moving data safely between
different clocks domains. The interconnection to the router can be observed in Figure 5.23.

Figure 5.23 Observer Interface
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From the real-time multi-unit CHIL testbed, the LB-LMC observer’s data is
captured using the logic analyzer while setting a trigger to read the observer data when
written into BRAM. Also, the sequence that describes the reading and writing of data to
the observer is described in Appendix B. The CHIL test case captures the controller's fixed
reference and sets to the observer model a duty of 0.85. ILA is configured to capture data
during 8192 cycles to watch the observers’ data. As shown in Figure 5.24, the values used
along the system are single precision floating points. Thus translating the hex values, we
can obtain: the Vci= 499.825, iL= 19.4361, icbl= 19.3931, Vco= 424.832, Vout= 424.813,
and Iout= 42.4813.

Figure 5.24 Fix Reference to Observer (duty=0.85)

5.4.2.3 Router and Observer Module Real-Time Memory Access
In Figure 5.25, a test is conducted at the FPGA controller board. Here, the
incoming converter emulator data synchronize the whole closed loop system by triggering
the sequence every time a packet is received at the controller board. At the controller board,
the system starts to read converter measurements from the incoming frame and writes them
respectively in the BRAM; hence the processor can access the data. The synchronization
pulse derived front the captured packet triggers an interruption to start the sequence for
reading data measurements for the control law. Once the control law is executed in the
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processor and it finishes, the calculated references are written in BRAM, and the router
logic can send data to the observer model and the converter emulator by writing a new
message to both ends. If data is being captured from the processor at the observer, the
observer computes the state estimation, and it Norton equivalent currents to exchange those
over the network to solve the model before the next sampling time. This sequence is clearly
exemplified in the below figure. Two of the main events discussed, the observer data and
the Norton sharing information from the other nodes, are labeled in the figure with two
gray circles, one and two, respectively. At the bottom in red is identified the control period,
10us, from the magenta interruption flag, which means that the processor wrote the
reference of the control, and it is necessary to read it. The complete sequence timing for
multiple converters closed loop can be seen in Appendix C.

Figure 5.25 Timing Results for Feedback Control
Magnification of the events mentioned as one and two are depicted in the flowing
Figure 5.26 and Figure 5.27, respectively. In event one, the observer module writes BRAM
data to the processor and generates the packet that can be routed to the other nodes through

116

the router. The state estimation is due to the implemented control reference, and the
observer module writes that information in BRAM through the router. The frame size from
the observer to BRAM is four words with 64 bits each.

Figure 5.26 Results for Transmitted Packet from the Observer to the Neighbors

Figure 5.27 Timing Results from Neighbor Current Contributions

In the second event, Figure 5.27, data contributions from other nodes are captured
by the router and saved in BRAM. In the test example, if the north port (F1) captures a
packet and needs to be redirected to local, the variable ‘F1_redirect_to’ must be 0 in the
figure. Thus data coming from the North channel in the XY router is saved in local memory
to solver the observer model based on this H[k-1] current contributions from all neighbors.
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CHAPTER 6
CONCLUSIONS
Leveraging developments in Gigabit serial communication channels, a control and
communication platform architecture for distributed control schemes based on the 2DTorus communication network topology was developed for building-block-based power
converter systems. Proper data transfer strategies such as the developed routing algorithm
and partial reconfiguration for deadlocks or link failures provide high-speed data rates and
enable fast data transfer to be adapted rapidly to systems requirements
The control platform architecture allows integrated control actions between PEBB
control nodes to support energy coordinating operations with latency compatible with 10us
control intervals for up to ten passthrough nodes; this means in a matrix of ten by ten
PEBBs as shown in characterization testing.
A distributed control architecture utilizing a multi-loop predictive control scheme
was developed to maintain fast regulation of voltage and current in a distributed manner
within a time frame that can take advantage of the low latency provided by the 2-D Torus
communication network.
The control action is coupled using a distributed observer's estimated current and
voltage states as the feedback values. The observer is based on a real-time model
distributed utilizing a co-simulation method to partition the model such that each PEBB
has a minimum sub-set consisting of that PEBB's circuit elements. Moreover, the data
exchange requirements of the co-simulation method reduce data communication
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requirements to scale the distributed predictive control across the most extensive PEBBbased system. The observer model in real-time operation exchanges models Norton
equivalent current and voltages to all other subsystems every 10us for the converter
solution. The stability test supports the multi-rate timing model for no more than twice the
switching period. Allowing a proper data exchange along the network and compatibility
with the control execution to solve the system within the stability region.
The distributed control method was validated using a five-parallel PEBB-based
converter with an observer model. Moreover, results showed the control response during
transients, due to either input or load perturbations, tracked current within two switching
periods, and voltages are regulated utilizing the observer-model and responsible for
introducing a few more cycles. However, the output voltage reached zero steady-state error
about 20 to 25 control cycles. It is known that using observer-based controllers, and the
observer is responsible for a particular increase in the response delay of the controller.
However, conducted test for multiple interconnected units shows that the approach
presented in this work does not determine an accumulative delay depending on the number
of interconnected units. The observer solution is obtained in a finite time, solved within a
single switching period no matter the number of units, and its estate estimation is provided
to the control scheme leading to a fixed estate estimation time for larger systems.
The developed control and communication architecture was implemented in
distributed FPGA boards and validates the models utilized in simulation studies, thus,
providing a high degree of confidence in the simulation-based analysis of various cases.
Directions for future work could be aimed at further development of the distributed
observer. In this proposed method, the observer is in charge of providing state estimation
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and is limited to two switching cycles. Using observer models to estimate the system states
makes the system more sensible to instability problems. Thus, a new method to improve
the estimation is an opportunity and can provide more flexibility to the system by allowing
more than two cycles which translates into less frequent data exchange.
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APPENDIX A:
DC-DC CONVERTER TOPOLOGIES
Two DC-DC converter topologies are derived for their analysis in this work: the
Synchronous Buck Converter (SBC) and the Modular Multilevel Buck Converter (MMBC).
In Figure A.1, the model for the synchronous buck converter model is presented. Each
converter unit is interconnected to the DC bus with an RL cable (Lw and Rw). The load is the
corresponding proportion if multiple units are considered.

DC BUS

Control
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in(+)
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Rs
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Figure A.1 SBC Power Converter Model

To determine the differential equations, the status of the two switches is depicted in
Figure A.2. When Swith one is one and switch two is on conversely.
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Figure A.2 SBC Switching Modes
The derived differential equations for states one and two are shown in Figure A.3.

State 1(tϵ[0,dTs])

State 2(tϵ[dTs,Ts])

Figure A.3 SBC Differential Equations

Figure A.4 is the Modular Multilevel Buck Converter (MMBC) model. Each converter
unit is connected to the DC bus with an RL cable (Lw and Rw) similar to the SBC module.
The load is the corresponding proportion if multiple units are considered.
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Figure A.4 MMBC Power Converter Model

To determine the differential equations for the modular converter, each switch status is
depicted in Figure A.5. Swith one is one and conversely when switch two is on.
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Figure A.5 MMBC Switching Modes
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2

The derived differential equations for the modular converter for each switch’s state
are shown in Figure A.6.

State 1(tϵ[0,dTs])

State 2(tϵ[dTs,Ts]), can be similarly computed
Figure A.6 MMBC Differential Equations
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APPENDIX B:
FSM BRAM AND FSM LBLMC OBSERVER
The primary finite state machine (FSM) to access the BRAM, which interconnects
the router and peripherals, as described in section 2.3.3, is depicted in Figure B.1. The
figure presents seven states as soon as the soft-processor sends the initial state in a packet.
The initial conditions are sampled in clock registers to be accessed during all sequences.
Following states are triggered by interruption generated by the converters-CHIL, the softprocessor, the observer module, and the router. As soon as the router sees the packet, the
sampled data from the converters modules is stored in BRAM with a latency of three
cycles. Once BRAM has the converter measurements, the router triggers an interruption to
perform the control algorithm at the soft-processor. When control references are computed,
it is then saved in BRAM to be accessed by the router. Simultaneously, such reference is
also sent back to the CHIL and the observer module. Finally, the nodal contribution for the
decomposed model is computed based on the shared information through the network for
the next sampling instant.
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Figure B.1 FSM Router to BRAM Accessing

The FSM in Figure B.2 mainly describes the process of capturing and writing data
in the BRAM when the solution of the LB-LMC decomposed model is done. First, it waits
until data from the processor is captured and control reference is applied to both systems,
the CHIL and the observer model. Once it has finished reading data from the processor, it
solves the system solution, and the nodal solution then writes data in BRAM and organizes
data to be sent to the neighboring converters.

Figure B.2 FSM Observer to BRAM Accessing
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APPENDIX C:
TIMING DIAGRAM 1
The following Figure C.1 presents a timeline diagram for the control and
communication of a feedback control system. PWM sets the synchronization pulse, then
all corresponding signals for both systems; the control platform and the converter platform.

Figure C.1 Communication and Control Timing Diagram
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